{"id":"https://openalex.org/W2521030432","doi":"https://doi.org/10.1145/2967878.2967913","title":"A Designing of Random Access Memory Using Different IO Standard Technology","display_name":"A Designing of Random Access Memory Using Different IO Standard Technology","publication_year":2016,"publication_date":"2016-07-06","ids":{"openalex":"https://openalex.org/W2521030432","doi":"https://doi.org/10.1145/2967878.2967913","mag":"2521030432"},"language":"en","primary_location":{"id":"doi:10.1145/2967878.2967913","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2967913","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075302324","display_name":"Anjan Kumar","orcid":"https://orcid.org/0000-0002-0451-6042"},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Anjan Kumar","raw_affiliation_strings":["GLA University, Mathura (U.P.), India"],"affiliations":[{"raw_affiliation_string":"GLA University, Mathura (U.P.), India","institution_ids":["https://openalex.org/I82571370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025604229","display_name":"Gaurav Sharma","orcid":"https://orcid.org/0000-0003-0616-3364"},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gaurav Kumar Sharma","raw_affiliation_strings":["GLA University, Mathura (U.P.), India"],"affiliations":[{"raw_affiliation_string":"GLA University, Mathura (U.P.), India","institution_ids":["https://openalex.org/I82571370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064109651","display_name":"Tarun Agrawal","orcid":"https://orcid.org/0000-0003-2117-8601"},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tarun Agrawal","raw_affiliation_strings":["GLA University Mathura (U.P.), India"],"affiliations":[{"raw_affiliation_string":"GLA University Mathura (U.P.), India","institution_ids":["https://openalex.org/I82571370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064210556","display_name":"Divya Agrawal","orcid":null},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Divya Agrawal","raw_affiliation_strings":["GLA University Mathura (U.P.), India"],"affiliations":[{"raw_affiliation_string":"GLA University Mathura (U.P.), India","institution_ids":["https://openalex.org/I82571370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075302324"],"corresponding_institution_ids":["https://openalex.org/I82571370"],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66019498,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7191094160079956},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7167587280273438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.67252117395401},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5374053120613098},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5344637632369995},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4648961126804352},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4647241234779358},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37683361768722534},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3728916049003601},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2783217430114746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16838741302490234}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7191094160079956},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7167587280273438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.67252117395401},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5374053120613098},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5344637632369995},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4648961126804352},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4647241234779358},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37683361768722534},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3728916049003601},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2783217430114746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16838741302490234},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2967878.2967913","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2967913","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1519494489","https://openalex.org/W1591173821","https://openalex.org/W1994564481","https://openalex.org/W2002612140","https://openalex.org/W2014046603","https://openalex.org/W2029945810","https://openalex.org/W2034146672","https://openalex.org/W2054990631","https://openalex.org/W2075848529","https://openalex.org/W2095913060","https://openalex.org/W2125693020","https://openalex.org/W2154888347","https://openalex.org/W2247158640","https://openalex.org/W2394805373","https://openalex.org/W4234322890"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2381510423"],"abstract_inverted_index":{"In":[0,87],"this":[1,33,115],"work,":[2,89],"we":[3,120],"proposed":[4],"simulation":[5],"of":[6],"RAM":[7,28],"memory":[8,118],"using":[9,122],"different":[10,41,72],"IO":[11,22,52,73],"Standard":[12],"technologies":[13,42],"on":[14,76,101],"28nm":[15],"feature":[16],"size":[17],"FPGA.":[18,132],"LVTTL":[19,96],"and":[20,45,75,105],"Mobile-DDR":[21,44,100],"standard":[23],"is":[24,91,97],"used":[25],"for":[26],"designing":[27],"circuit,":[29,119],"power":[30,64,84,93,107],"consumption":[31],"by":[32,38],"Memory":[34],"has":[35],"been":[36],"calculated":[37],"applying":[39],"two":[40],"i.e.":[43],"Low":[46],"Voltage":[47],"Transistor-":[48],"Transistor":[49],"Logic.":[50],"Both":[51],"Standards":[53,74],"are":[54,121],"compared":[55],"with":[56,71,99,130],"each":[57],"other":[58],"to":[59,80],"find":[60],"out":[61],"the":[62],"most":[63,83],"efficient":[65,85,117],"one.":[66],"We":[67],"validated":[68],"our":[69,88],"circuit":[70],"Different":[77],"frequency":[78,104],"range":[79],"obtain":[81],"a":[82],"circuit.":[86],"there":[90],"28.05%":[92],"reduction":[94,108],"when":[95],"replaced":[98],"1":[102],"GHz":[103],"47.93%":[106],"at":[109],"4GHz":[110],"operating":[111],"frequency.":[112],"To":[113],"design":[114],"energy":[116],"Verilog":[123],"as":[124],"HDL,":[125],"Xilinx":[126],"ISE":[127],"14.2":[128],"simulator":[129],"Artix-7":[131]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}