{"id":"https://openalex.org/W2520147245","doi":"https://doi.org/10.1145/2967878.2967896","title":"Design and Development of High-speed Data Acquisition System with Cyclone FPGA","display_name":"Design and Development of High-speed Data Acquisition System with Cyclone FPGA","publication_year":2016,"publication_date":"2016-07-06","ids":{"openalex":"https://openalex.org/W2520147245","doi":"https://doi.org/10.1145/2967878.2967896","mag":"2520147245"},"language":"en","primary_location":{"id":"doi:10.1145/2967878.2967896","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2967896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102244049","display_name":"Arvinda Kumar C. S.","orcid":null},"institutions":[{"id":"https://openalex.org/I4389425378","display_name":"R.V. College of Engineering","ror":"https://ror.org/041re0e60","country_code":null,"type":"education","lineage":["https://openalex.org/I4389425378"]}],"countries":[],"is_corresponding":false,"raw_author_name":"Arvinda Kumar C. S.","raw_affiliation_strings":["Digital Communication, R. V. College of Engineering, Bengaluru"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Communication, R. V. College of Engineering, Bengaluru","institution_ids":["https://openalex.org/I4389425378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006541003","display_name":"B. S. Premananda","orcid":null},"institutions":[{"id":"https://openalex.org/I4389425378","display_name":"R.V. College of Engineering","ror":"https://ror.org/041re0e60","country_code":null,"type":"education","lineage":["https://openalex.org/I4389425378"]}],"countries":[],"is_corresponding":false,"raw_author_name":"Premananda B. S.","raw_affiliation_strings":["Dept. of TCE, R. V. College of Engineering, Bengaluru"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of TCE, R. V. College of Engineering, Bengaluru","institution_ids":["https://openalex.org/I4389425378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101752953","display_name":"K. Jayaram Kumar","orcid":"https://orcid.org/0000-0002-4858-9825"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. J. Kumar","raw_affiliation_strings":["FPGA Design, Si2 Microsystems Pvt. Ltd., Bengaluru"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FPGA Design, Si2 Microsystems Pvt. Ltd., Bengaluru","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.186,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58612535,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.836406946182251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.747905969619751},{"id":"https://openalex.org/keywords/data-acquisition","display_name":"Data acquisition","score":0.6656067371368408},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6439865827560425},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.634432315826416},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.631992518901825},{"id":"https://openalex.org/keywords/cyclone","display_name":"Cyclone (programming language)","score":0.6129064559936523},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.5792207717895508},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5744311213493347},{"id":"https://openalex.org/keywords/universal-asynchronous-receiver/transmitter","display_name":"Universal asynchronous receiver/transmitter","score":0.47982239723205566},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.44760555028915405},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.44215235114097595},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4263209104537964},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3794974088668823},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08639714121818542}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.836406946182251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.747905969619751},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.6656067371368408},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6439865827560425},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.634432315826416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.631992518901825},{"id":"https://openalex.org/C2777864850","wikidata":"https://www.wikidata.org/wiki/Q79598","display_name":"Cyclone (programming language)","level":3,"score":0.6129064559936523},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.5792207717895508},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5744311213493347},{"id":"https://openalex.org/C161911788","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Universal asynchronous receiver/transmitter","level":3,"score":0.47982239723205566},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.44760555028915405},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.44215235114097595},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4263209104537964},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3794974088668823},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08639714121818542},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2967878.2967896","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2967896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324887","display_name":"Shandong Academy of Sciences","ror":"https://ror.org/04y8d6y55"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1571623553","https://openalex.org/W2015573297","https://openalex.org/W2016059732","https://openalex.org/W2018556264","https://openalex.org/W2248259252","https://openalex.org/W2548003434","https://openalex.org/W2548489903"],"related_works":["https://openalex.org/W2348145298","https://openalex.org/W2332122163","https://openalex.org/W1555791214","https://openalex.org/W2466518605","https://openalex.org/W2382103817","https://openalex.org/W2360644583","https://openalex.org/W3113494477","https://openalex.org/W1195484070","https://openalex.org/W4378695296","https://openalex.org/W2403780843"],"abstract_inverted_index":{"The":[0,17,40],"use":[1],"of":[2,88],"an":[3,101,128],"automated":[4],"Data":[5],"Acquisition":[6],"System":[7],"(DAS)":[8],"is":[9,19,45,136,142,159,166],"very":[10,38],"important":[11],"in":[12,22,34,43,161],"testing":[13],"and":[14,29,55,105,144,154],"measurement":[15],"systems.":[16],"desire":[18],"extremely":[20],"high":[21,26],"the":[23,48,51,59,110,118,149,155,174,178,184],"DAS":[24,44,107,172],"with":[25,50,148,173],"speed,":[27],"multi-channel,":[28],"large":[30],"capacity,":[31],"so":[32],"research":[33],"this":[35,98],"area":[36],"becomes":[37],"significant.":[39],"growing":[41],"problem":[42],"to":[46,103,122,126,183],"acquire":[47,117],"data":[49,53,57,84,119],"required":[52],"rate":[54],"store":[56],"onto":[58],"on-chip":[60,90],"memory.":[61],"Microcontroller,":[62],"microprocessor":[63],"or":[64],"Digital":[65,123],"Signal":[66],"Processors":[67],"(DSP)":[68],"devices":[69,78],"can":[70],"be":[71],"programmed":[72],"as":[73,82,168],"a":[74,169],"DAS,":[75],"but":[76],"these":[77,95],"comprise":[79],"problems,":[80],"such":[81],"slower":[83],"acquisition":[85,180,186],"rates,":[86],"nonavailability":[87],"sufficient":[89],"memory,":[91],"etc.":[92],"To":[93,116],"overcome":[94],"above":[96],"drawbacks,":[97],"paper":[99],"provides":[100],"approach":[102],"design":[104],"develop":[106],"based":[108],"on":[109],"Field":[111],"Programmable":[112],"Gate":[113],"Array":[114],"(FPGA).":[115],"from":[120],"Analog":[121],"Converter":[124],"(ADC)":[125],"FPGA,":[127],"Inter":[129],"Integrated":[130],"Circuit":[131],"(I2C)":[132],"serial":[133],"communication":[134,140],"protocol":[135,141,158],"used.":[137],"I2C":[138,156],"master":[139,157,170],"designed":[143],"developed":[145],"using":[146],"VHDL":[147],"Quartus":[150],"II":[151],"version":[152],"13.1,":[153],"implemented":[160],"cyclone":[162],"III":[163],"FPGA.":[164],"FPGA":[165,175],"acting":[167],"controller.":[171],"will":[176],"provide":[177],"better":[179],"results":[181],"compared":[182],"existing":[185],"system.":[187]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}