{"id":"https://openalex.org/W2520939424","doi":"https://doi.org/10.1145/2967878.2967892","title":"Complement Based Logic Design (CBLD) for Area and Power Efficiency of Arithmetic Building Blocks","display_name":"Complement Based Logic Design (CBLD) for Area and Power Efficiency of Arithmetic Building Blocks","publication_year":2016,"publication_date":"2016-07-06","ids":{"openalex":"https://openalex.org/W2520939424","doi":"https://doi.org/10.1145/2967878.2967892","mag":"2520939424"},"language":"en","primary_location":{"id":"doi:10.1145/2967878.2967892","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2967892","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102161505","display_name":"Nikhil A. Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikhil Patil","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX","institution_ids":["https://openalex.org/I12315562"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029944196","display_name":"Teja Geddamuri","orcid":null},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Teja Geddamuri","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX","institution_ids":["https://openalex.org/I12315562"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051431139","display_name":"Tooraj Nikoubin","orcid":"https://orcid.org/0000-0003-1724-3503"},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tooraj Nikoubin","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX","institution_ids":["https://openalex.org/I12315562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I12315562"],"apc_list":null,"apc_paid":null,"fwci":0.186,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58667378,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8046509623527527},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6887592077255249},{"id":"https://openalex.org/keywords/subtractor","display_name":"Subtractor","score":0.664463996887207},{"id":"https://openalex.org/keywords/complement","display_name":"Complement (music)","score":0.5504530072212219},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5259882807731628},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5225091576576233},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4331434667110443},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.41191574931144714},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3966253697872162},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3675881624221802},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2896936535835266},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2707667648792267},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.12456315755844116},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.071226567029953}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8046509623527527},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6887592077255249},{"id":"https://openalex.org/C187805909","wikidata":"https://www.wikidata.org/wiki/Q1142401","display_name":"Subtractor","level":4,"score":0.664463996887207},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.5504530072212219},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5259882807731628},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5225091576576233},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4331434667110443},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.41191574931144714},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3966253697872162},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3675881624221802},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2896936535835266},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2707667648792267},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.12456315755844116},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.071226567029953},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C188082640","wikidata":"https://www.wikidata.org/wiki/Q1780899","display_name":"Complementation","level":4,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C127716648","wikidata":"https://www.wikidata.org/wiki/Q104053","display_name":"Phenotype","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2967878.2967892","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2967892","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1971467632","https://openalex.org/W2010360402","https://openalex.org/W2042528220","https://openalex.org/W2078597993","https://openalex.org/W2152556164","https://openalex.org/W2280018507","https://openalex.org/W2280774457","https://openalex.org/W6669843019"],"related_works":["https://openalex.org/W2541509322","https://openalex.org/W2959321197","https://openalex.org/W4206835326","https://openalex.org/W2782079150","https://openalex.org/W56589247","https://openalex.org/W2767671766","https://openalex.org/W3037505396","https://openalex.org/W2127580684","https://openalex.org/W2129868416","https://openalex.org/W2186581600"],"abstract_inverted_index":{"High-performance":[0],"low":[1],"power":[2,141,187],"arithmetic":[3,40,66],"circuit":[4],"with":[5,22,111,120,180,189],"least":[6],"area,":[7,140],"is":[8],"essential":[9],"for":[10,34,86],"advanced":[11],"processes.":[12],"This":[13],"paper":[14],"proposes":[15],"a":[16,46,76,134,172],"new":[17],"view":[18],"of":[19,25,38,48,123,130,162,177],"logic":[20,131],"design":[21,179],"the":[23,65,87,92,121,128,139,144,190],"name":[24],"Complement":[26],"Based":[27],"Logic":[28],"Design":[29],"(CBLD)":[30],"has":[31],"been":[32],"presented":[33],"modeling":[35],"and":[36,69,82,103,143,165,186],"optimization":[37,118],"some":[39,112],"building":[41,67],"blocks":[42,68,102],"which":[43],"have":[44],"used":[45,170],"kind":[47],"conditional":[49,60,73,80,101,168],"operation":[50],"in":[51,64,171],"their":[52],"input":[53,113],"stage,":[54],"output":[55,89,93],"stage":[56],"or":[57,79],"both.":[58],"These":[59],"operations":[61],"mostly":[62],"are":[63],"they":[70],"could":[71],"be:":[72],"add/sub":[74],"by":[75,152],"constant":[77],"number,":[78],"complement":[81],"also":[83,137],"MUX":[84],"modules":[85],"final":[88],"selection":[90],"at":[91],"stages.":[94],"Also,":[95],"CBLD":[96,124,149,178],"can":[97],"cover":[98],"multi":[99],"stages":[100],"pack":[104],"them":[105],"all":[106],"together":[107],"as":[108,133],"one":[109],"block":[110],"control":[114],"signals.":[115],"All":[116],"these":[117],"states":[119],"use":[122],"leads":[125],"to":[126],"decreasing":[127],"number":[129],"gates,":[132],"result":[135],"it":[136,154],"improves":[138],"efficiency,":[142],"speed.":[145],"In":[146],"this":[147],"work":[148],"functionality":[150],"verified":[151],"applying":[153],"on":[155],"conventional":[156],"BCD":[157,163],"adder/subtractor,":[158],"an":[159,166],"optimized":[160,167],"module":[161,169],"adder/subtractor":[164],"parallel":[173],"decimal":[174],"multiplier.":[175],"Comparison":[176],"its":[181],"counterpart":[182],"shows":[183],"significant":[184],"area":[185],"efficiency":[188],"speed":[191],"improvement.":[192]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}