{"id":"https://openalex.org/W2519689256","doi":"https://doi.org/10.1145/2967878.2967891","title":"Power and Energy Efficient Standard Cell Library Design in CDM Logic Style with FinFET Transistors","display_name":"Power and Energy Efficient Standard Cell Library Design in CDM Logic Style with FinFET Transistors","publication_year":2016,"publication_date":"2016-07-06","ids":{"openalex":"https://openalex.org/W2519689256","doi":"https://doi.org/10.1145/2967878.2967891","mag":"2519689256"},"language":"en","primary_location":{"id":"doi:10.1145/2967878.2967891","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2967891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035493651","display_name":"Ashish Joshi","orcid":"https://orcid.org/0000-0003-3731-7514"},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashish Joshi","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX","institution_ids":["https://openalex.org/I12315562"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006663105","display_name":"Thejaswani Putta","orcid":null},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thejaswani Putta","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX","institution_ids":["https://openalex.org/I12315562"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051431139","display_name":"Tooraj Nikoubin","orcid":"https://orcid.org/0000-0003-1724-3503"},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tooraj Nikoubin","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX","institution_ids":["https://openalex.org/I12315562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I12315562"],"apc_list":null,"apc_paid":null,"fwci":0.372,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66483119,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.833981990814209},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.8142940998077393},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7843844890594482},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7762398719787598},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5675513744354248},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5273671746253967},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4738108217716217},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45187848806381226},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4329599142074585},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40240082144737244},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3512111008167267},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23710381984710693},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14353305101394653},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08541074395179749},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07268530130386353}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.833981990814209},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.8142940998077393},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7843844890594482},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7762398719787598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5675513744354248},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5273671746253967},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4738108217716217},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45187848806381226},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4329599142074585},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40240082144737244},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3512111008167267},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23710381984710693},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14353305101394653},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08541074395179749},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07268530130386353},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2967878.2967891","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2967891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1976534270","https://openalex.org/W1988068558","https://openalex.org/W1995135231","https://openalex.org/W2017962632","https://openalex.org/W2024106453","https://openalex.org/W2026555177","https://openalex.org/W2030029202","https://openalex.org/W2068766249","https://openalex.org/W2078264763","https://openalex.org/W2119304228"],"related_works":["https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W98108296","https://openalex.org/W2125414987","https://openalex.org/W2337636225","https://openalex.org/W4236748610","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2134697552","https://openalex.org/W2365114398"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,13,20,56,62,77,92,110],"CDM":[4,34,104],"logic":[5,17,31,37],"style":[6,18,38],"has":[7,39,72],"been":[8,40,73],"analyzed":[9],"and":[10,35,52,68,87,116,136],"compared":[11,126],"with":[12,19,29,94,127],"Conventional":[14],"CMOS":[15],"(C-CMOS)":[16],"FinFET":[21,30,82],"devices":[22],"in":[23,33,42,132],"super-threshold":[24],"operation.":[25],"Standard":[26],"cell":[27,79,97,107,130],"library":[28,69,108,131],"gates":[32],"C-CMOS":[36,128],"developed":[41,95],"various":[43],"selected":[44],"technologies":[45],"(7nm,":[46],"10nm,":[47,134],"14nm,":[48,135],"16nm":[49,137],"&":[50,138],"20nm)":[51],"used":[53,74],"to":[54,60,75,90],"synthesize":[55,91],"ISCAS'85":[57],"benchmark":[58,124],"designs":[59,93,125],"evaluate":[61],"performance":[63],"improvement.":[64],"Synopsys":[65],"silicon":[66],"smart":[67],"compiler":[70,89],"tool":[71],"generate":[76],"standard":[78,96,106,129],"libraries":[80],"using":[81],"device":[83],"models":[84],"from":[85],"PTM":[86],"design":[88],"libraries.":[98],"The":[99],"Simulation":[100],"results":[101],"shows":[102],"that":[103],"based":[105],"achieve":[109],"average":[111,117],"power":[112],"improvement":[113,119],"of":[114,120],"17-21%":[115],"PDP":[118],"7-26%":[121],"for":[122],"all":[123],"7nm,":[133],"20nm":[139],"technology":[140],"node":[141],"respectively.":[142]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}