{"id":"https://openalex.org/W2513560898","doi":"https://doi.org/10.1145/2967413.2967414","title":"Very High Level Synthesis for image processing applications","display_name":"Very High Level Synthesis for image processing applications","publication_year":2016,"publication_date":"2016-09-09","ids":{"openalex":"https://openalex.org/W2513560898","doi":"https://doi.org/10.1145/2967413.2967414","mag":"2513560898"},"language":"en","primary_location":{"id":"doi:10.1145/2967413.2967414","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967413.2967414","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th International Conference on Distributed Smart Camera","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083381830","display_name":"Yanjing Bi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210118524","display_name":"Universit\u00e9 Bourgogne Franche-Comt\u00e9","ror":"https://ror.org/02dn7x778","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210118524"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yanjing Bi","raw_affiliation_strings":["Laboratory CPTC, Univ. Bourgogne, Franche-Comt\u00e9, Dijon, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory CPTC, Univ. Bourgogne, Franche-Comt\u00e9, Dijon, France","institution_ids":["https://openalex.org/I4210118524"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100323095","display_name":"Chao Li","orcid":"https://orcid.org/0000-0001-6218-4659"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I190861549","display_name":"Arts et M\u00e9tiers","ror":"https://ror.org/018pp1107","country_code":"FR","type":"education","lineage":["https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210134562"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Chao Li","raw_affiliation_strings":["Laboratory Le2I UMR6306, CNRS, Arts et M\u00e9tiers, Univ. Bourgogne, Franche-Comt\u00e9, Dijon, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory Le2I UMR6306, CNRS, Arts et M\u00e9tiers, Univ. Bourgogne, Franche-Comt\u00e9, Dijon, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I190861549"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100346607","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0002-1157-8719"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I190861549","display_name":"Arts et M\u00e9tiers","ror":"https://ror.org/018pp1107","country_code":"FR","type":"education","lineage":["https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210134562"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["Laboratory Le2I UMR6306, CNRS, Arts et M\u00e9tiers, Univ. Bourgogne, Franche-Comt\u00e9, Dijon, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory Le2I UMR6306, CNRS, Arts et M\u00e9tiers, Univ. Bourgogne, Franche-Comt\u00e9, Dijon, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I190861549"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.891,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68476978,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"160","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8188502788543701},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7623444199562073},{"id":"https://openalex.org/keywords/maintainability","display_name":"Maintainability","score":0.7228785157203674},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6972845196723938},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5813021659851074},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.5393220782279968},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5233518481254578},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4861442744731903},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.48116716742515564},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4354860186576843},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41683584451675415},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32293832302093506},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2859039902687073},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.19538798928260803},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16379380226135254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1294744908809662}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8188502788543701},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7623444199562073},{"id":"https://openalex.org/C160713754","wikidata":"https://www.wikidata.org/wiki/Q1389965","display_name":"Maintainability","level":2,"score":0.7228785157203674},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6972845196723938},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5813021659851074},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.5393220782279968},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5233518481254578},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4861442744731903},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.48116716742515564},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4354860186576843},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41683584451675415},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32293832302093506},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2859039902687073},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.19538798928260803},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16379380226135254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1294744908809662},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2967413.2967414","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967413.2967414","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th International Conference on Distributed Smart Camera","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321884","display_name":"Shanxi Scholarship Council of China","ror":"https://ror.org/04atp4p48"},{"id":"https://openalex.org/F4320322725","display_name":"China Scholarship Council","ror":"https://ror.org/04atp4p48"},{"id":"https://openalex.org/F4320327269","display_name":"Conseil r\u00e9gional de Bourgogne-Franche-Comt\u00e9","ror":"https://ror.org/04t9bwz39"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1577039630","https://openalex.org/W1604677972","https://openalex.org/W2002491952","https://openalex.org/W2043776166","https://openalex.org/W2058986412","https://openalex.org/W2063747323","https://openalex.org/W2142899035","https://openalex.org/W2165690335","https://openalex.org/W2171717938","https://openalex.org/W2253587711","https://openalex.org/W2482246557","https://openalex.org/W6691560706"],"related_works":["https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W1490270176","https://openalex.org/W1604320855","https://openalex.org/W2159022270","https://openalex.org/W282396022","https://openalex.org/W2507786429","https://openalex.org/W2210370345","https://openalex.org/W4285464654"],"abstract_inverted_index":{"Since":[0],"the":[1,17,21,29,32,36,42,60,67,87,91,107,125,128,134,140],"recent":[2],"20":[3],"years,":[4],"High":[5,77],"Level":[6,78],"Synthesis":[7,79],"(HLS)":[8],"has":[9],"made":[10],"significantly":[11],"progresses.":[12],"This":[13,72],"technique":[14],"greatly":[15],"benefits":[16],"R&D":[18],"productivity":[19],"of":[20,31,69,127,136],"FPGA":[22,88],"designs":[23,50,89],"and":[24,45,59,85,110,130],"helps":[25],"for":[26,105],"adding":[27],"to":[28,41,133,139],"maintainability":[30],"products":[33],"by":[34,100],"automating":[35],"C-to-RTL":[37],"conversion.":[38],"However,":[39],"due":[40],"high":[43],"complexity":[44,126],"computational":[46],"intensity,":[47],"image":[48],"processing":[49],"usually":[51],"necessitate":[52],"a":[53,75,96],"higher":[54],"abstraction":[55],"level":[56],"than":[57],"C-synthesis,":[58],"current":[61],"HLS":[62],"tools":[63],"do":[64],"not":[65],"have":[66],"ability":[68],"this":[70],"kind.":[71],"paper":[73],"presents":[74],"Very":[76],"method":[80],"which":[81],"allows":[82],"fast":[83],"prototyping":[84],"verifying":[86,106],"in":[90],"Matlab":[92],"environment.":[93],"We":[94],"build":[95],"heterogeneous":[97],"design":[98,129],"flow":[99],"using":[101],"currently-available":[102],"tool":[103],"kits":[104],"proposed":[108],"approach":[109],"evaluated":[111],"it":[112,121],"within":[113],"two":[114],"real-life":[115],"applications.":[116],"Experiment":[117],"results":[118],"demonstrate":[119],"that":[120],"can":[122],"effectively":[123],"reduce":[124],"give":[131],"play":[132],"advantages":[135],"FPGAs":[137],"related":[138],"other":[141],"devices.":[142]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-08-25T07:29:55.448023","created_date":"2025-10-10T00:00:00"}