{"id":"https://openalex.org/W2538441494","doi":"https://doi.org/10.1145/2966986.2980068","title":"Interconnect-aware device targeting from PPA perspective","display_name":"Interconnect-aware device targeting from PPA perspective","publication_year":2016,"publication_date":"2016-10-18","ids":{"openalex":"https://openalex.org/W2538441494","doi":"https://doi.org/10.1145/2966986.2980068","mag":"2538441494"},"language":"en","primary_location":{"id":"doi:10.1145/2966986.2980068","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2966986.2980068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071608520","display_name":"Mustafa Badaroglu","orcid":"https://orcid.org/0009-0006-0126-9062"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Mustafa Badaroglu","raw_affiliation_strings":["Qualcomm Europe, Inc., Belgium"],"affiliations":[{"raw_affiliation_string":"Qualcomm Europe, Inc., Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001287286","display_name":"Jeff Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Jeff Xu","raw_affiliation_strings":["Qualcomm Technologies, Inc","Qualcomm Technologies, Inc., San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies, Inc","institution_ids":["https://openalex.org/I19268510"]},{"raw_affiliation_string":"Qualcomm Technologies, Inc., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5071608520"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6655454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.828140377998352},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6354853510856628},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6222169995307922},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6139426827430725},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5967365503311157},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5958402752876282},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5636186003684998},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4697668254375458},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4632611870765686},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4592641592025757},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45086345076560974},{"id":"https://openalex.org/keywords/scaling-limit","display_name":"Scaling limit","score":0.43481916189193726},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4199942946434021},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39705246686935425},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2705747187137604},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1612909734249115},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10247871279716492},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08111235499382019}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.828140377998352},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6354853510856628},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6222169995307922},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6139426827430725},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5967365503311157},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5958402752876282},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5636186003684998},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4697668254375458},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4632611870765686},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4592641592025757},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45086345076560974},{"id":"https://openalex.org/C24084028","wikidata":"https://www.wikidata.org/wiki/Q7429781","display_name":"Scaling limit","level":3,"score":0.43481916189193726},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4199942946434021},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39705246686935425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2705747187137604},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1612909734249115},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10247871279716492},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08111235499382019},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2966986.2980068","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2966986.2980068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1526481341","https://openalex.org/W1973361253","https://openalex.org/W2015447234","https://openalex.org/W2027845564","https://openalex.org/W2043998303","https://openalex.org/W2061331193","https://openalex.org/W2138815064","https://openalex.org/W2143150278","https://openalex.org/W2154615369","https://openalex.org/W6654328932"],"related_works":["https://openalex.org/W1511998565","https://openalex.org/W108197753","https://openalex.org/W3181346477","https://openalex.org/W2046854094","https://openalex.org/W2088197800","https://openalex.org/W2014270718","https://openalex.org/W1191438418","https://openalex.org/W2346543366","https://openalex.org/W1547612600","https://openalex.org/W2152033542"],"abstract_inverted_index":{"CMOS":[0,22],"scaling":[1,8,23,92],"so":[2],"far":[3],"enabled":[4],"simultaneous":[5],"system":[6],"throughput":[7],"by":[9,65],"concurrent":[10],"improvements":[11,115],"in":[12,122],"delay,":[13],"power,":[14],"and":[15,32,83,108,113],"area":[16,132],"with":[17,27],"thanks":[18],"to":[19,39,45,57,70,129,133],"Moore's":[20],"law.":[21],"becomes":[24],"more":[25],"difficult":[26],"the":[28,41,47,80,84,88,104,117,131,135],"limits":[29],"of":[30,54,106],"interconnect":[31,85],"increasing":[33,66],"wafer":[34],"cost.":[35,136],"It":[36],"is":[37,62],"empirical":[38],"consider":[40],"system-on-chip":[42],"(SoC)":[43],"context":[44],"choose":[46],"most":[48,53,89],"critical":[49,90],"process":[50,67,107],"knobs":[51,110],"since":[52],"processing":[55],"budget":[56],"scale":[58,130],"a":[59],"technology":[60,95],"node":[61,119],"already":[63],"consumed":[64],"steps":[68],"due":[69],"multiple":[71],"patterning.":[72],"In":[73],"this":[74],"paper":[75],"we":[76],"will":[77,102],"show":[78],"that":[79],"device":[81],"parasitics":[82],"resistance":[86],"are":[87],"performance":[91,112],"barriers":[93],"for":[94,116],"nodes":[96],"beyond":[97],"7":[98],"nm":[99],"(N7).":[100],"We":[101],"demonstrate":[103],"impact":[105],"design":[109],"enabling":[111],"power":[114],"N7":[118],"as":[120],"defined":[121],"ITRS":[123],"2015":[124],"edition":[125],"while":[126],"still":[127],"continuing":[128],"limit":[134]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}