{"id":"https://openalex.org/W2536308627","doi":"https://doi.org/10.1145/2966986.2967070","title":"Redistribution layer routing for integrated fan-out wafer-level chip-scale packages","display_name":"Redistribution layer routing for integrated fan-out wafer-level chip-scale packages","publication_year":2016,"publication_date":"2016-10-18","ids":{"openalex":"https://openalex.org/W2536308627","doi":"https://doi.org/10.1145/2966986.2967070","mag":"2536308627"},"language":"en","primary_location":{"id":"doi:10.1145/2966986.2967070","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2966986.2967070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015516163","display_name":"Bo-Qiao Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Bo-Qiao Lin","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034806359","display_name":"Ting-Chou Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Chou Lin","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015516163"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.3729,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.66965821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6364455819129944},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5435256361961365},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49337688088417053},{"id":"https://openalex.org/keywords/chip-scale-package","display_name":"Chip-scale package","score":0.43023642897605896},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.349550724029541},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34744977951049805},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34687674045562744},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11129724979400635}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6364455819129944},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5435256361961365},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49337688088417053},{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.43023642897605896},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.349550724029541},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34744977951049805},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34687674045562744},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11129724979400635}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2966986.2967070","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2966986.2967070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1512703092","https://openalex.org/W1549444002","https://openalex.org/W1576504636","https://openalex.org/W1966766813","https://openalex.org/W1976033800","https://openalex.org/W1977545325","https://openalex.org/W1985647466","https://openalex.org/W1997205369","https://openalex.org/W1998432272","https://openalex.org/W2008232174","https://openalex.org/W2058459217","https://openalex.org/W2094923634","https://openalex.org/W2109125995","https://openalex.org/W2113046208","https://openalex.org/W2144672268","https://openalex.org/W2147776496","https://openalex.org/W2222512263","https://openalex.org/W2225043270","https://openalex.org/W2402678621","https://openalex.org/W4255974936","https://openalex.org/W6689029123"],"related_works":["https://openalex.org/W3022507253","https://openalex.org/W2377520147","https://openalex.org/W4233448569","https://openalex.org/W2129522428","https://openalex.org/W3213269153","https://openalex.org/W2011815926","https://openalex.org/W1543593092","https://openalex.org/W3210715942","https://openalex.org/W2270036762","https://openalex.org/W2364577711"],"abstract_inverted_index":{"The":[0],"integrated":[1],"fan-out":[2,197],"(InFO)":[3],"wafer-level":[4],"chip-scale":[5],"package":[6],"(WLCSP)":[7],"is":[8,28],"an":[9],"emerging":[10],"packaging":[11],"technology,":[12],"which":[13,143],"typically":[14],"consists":[15],"of":[16,49,64,87,180,215],"multiple":[17,25,65,93],"redistribution":[18],"layers":[19,167],"(RDLs)":[20],"for":[21,38,57,102],"signal":[22,127],"redistributions":[23],"among":[24,148,184],"chips.":[26,154],"There":[27],"still":[29],"no":[30],"published":[31],"work":[32,110],"specifically":[33],"on":[34,156],"the":[35,39,62,68,85,103,108,112,116,146,161,177,181,210],"RDL":[36,43,99,120,124],"routing":[37,44,100,121,193],"InFO":[40,69,104],"WLCSP.":[41],"Published":[42],"works":[45,73],"consider":[46],"different":[47],"types":[48],"routing,":[50,56],"namely":[51],"free-assignment,":[52],"pre-assignment,":[53],"and":[54,92,106,134,151,205,213],"unified-assignment":[55],"a":[58,97,140,187,192,196],"single":[59],"chip.":[60],"With":[61],"integration":[63],"chips":[66,91,164,185],"under":[67],"WLCSP,":[70],"however,":[71],"previous":[72],"cannot":[74],"achieve":[75],"high":[76,211],"efficiency":[77,214],"or":[78],"effectiveness":[79],"with":[80],"simple":[81],"extensions.":[82],"To":[83],"remedy":[84],"deficiencies":[86],"poor":[88],"interactions":[89],"between":[90,163],"RDLs,":[94],"we":[95,159],"formulate":[96],"new":[98],"problem":[101,122],"WLCSP":[105],"present":[107],"first":[109],"in":[111,195],"literature":[113],"to":[114,165,168,190],"handle":[115],"unified-assignment,":[117],"multi-layer":[118],"multi-chip":[119],"(without":[123],"vias),":[125],"considering":[126],"integrity,":[128],"layer":[129,131],"assignment,":[130],"number":[132],"minimization,":[133],"total":[135],"wirelength":[136],"minimization.":[137],"We":[138],"propose":[139],"concentric-circle":[141],"model":[142,175,189],"models":[144],"all":[145,152],"connections":[147,162,183],"one":[149],"chip":[150,203],"other":[153],"Based":[155],"this":[157,174],"model,":[158],"assign":[160],"appropriate":[166],"avoid":[169],"long":[170],"detours.":[171],"In":[172],"addition,":[173],"transforms":[176],"geometrical":[178],"information":[179],"pre-assignment":[182],"into":[186],"network-flow":[188],"generate":[191],"prototype":[194],"region":[198],"not":[199],"covered":[200],"by":[201],"any":[202],"efficiently":[204],"effectively.":[206],"Experimental":[207],"results":[208],"demonstrate":[209],"quality":[212],"our":[216],"algorithm.":[217]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}