{"id":"https://openalex.org/W2537444166","doi":"https://doi.org/10.1145/2966986.2967037","title":"Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits","display_name":"Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits","publication_year":2016,"publication_date":"2016-10-18","ids":{"openalex":"https://openalex.org/W2537444166","doi":"https://doi.org/10.1145/2966986.2967037","mag":"2537444166"},"language":"en","primary_location":{"id":"doi:10.1145/2966986.2967037","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2966986.2967037","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071383109","display_name":"Xunzhao Yin","orcid":"https://orcid.org/0000-0003-4656-9545"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xunzhao Yin","raw_affiliation_strings":["University of Notre Dame","Department of CSE, University of Notre Dame, IN 46656, USA"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of CSE, University of Notre Dame, IN 46656, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057057812","display_name":"Ahmedullah Aziz","orcid":"https://orcid.org/0000-0003-1573-4122"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmedullah Aziz","raw_affiliation_strings":["Pennsylvania State University","Department of ECE, Pennsylvania State University, University Park, 16802, USA"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Department of ECE, Pennsylvania State University, University Park, 16802, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013446507","display_name":"Joseph Nahas","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Nahas","raw_affiliation_strings":["University of Notre Dame","Department of CSE, University of Notre Dame, IN 46656, USA"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of CSE, University of Notre Dame, IN 46656, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036105393","display_name":"Suman Datta","orcid":"https://orcid.org/0000-0001-6044-5173"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suman Datta","raw_affiliation_strings":["University of Notre Dame","Department of EE, University of Notre Dame, IN 46556, USA"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of EE, University of Notre Dame, IN 46556, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044276472","display_name":"Sumeet Kumar Gupta","orcid":"https://orcid.org/0000-0001-5609-9722"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumeet Gupta","raw_affiliation_strings":["Pennsylvania State University","Department of ECE, Pennsylvania State University, University Park, 16802, USA"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Department of ECE, Pennsylvania State University, University Park, 16802, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003032564","display_name":"Michael Niemier","orcid":"https://orcid.org/0000-0001-7776-4306"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Niemier","raw_affiliation_strings":["University of Notre Dame","Department of CSE, University of Notre Dame, IN 46656, USA"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of CSE, University of Notre Dame, IN 46656, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100600905","display_name":"Xiaobo Sharon Hu","orcid":"https://orcid.org/0000-0002-6636-9738"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaobo Sharon Hu","raw_affiliation_strings":["University of Notre Dame","Department of CSE, University of Notre Dame, IN 46656, USA"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of CSE, University of Notre Dame, IN 46656, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5071383109"],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":5.3291,"has_fulltext":false,"cited_by_count":76,"citation_normalized_percentile":{"value":0.96076589,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.98089998960495,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5876801609992981},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5867661237716675},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5825019478797913},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4979217052459717},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4944131374359131},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.49178388714790344},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.48998919129371643},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4888402819633484},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48790737986564636},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4697321653366089},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3281285762786865},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.1166115403175354}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5876801609992981},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5867661237716675},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5825019478797913},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4979217052459717},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4944131374359131},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49178388714790344},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.48998919129371643},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4888402819633484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48790737986564636},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4697321653366089},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3281285762786865},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.1166115403175354}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2966986.2967037","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2966986.2967037","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7352818267","display_name":null,"funder_award_id":"2383","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1895848680","https://openalex.org/W1987876658","https://openalex.org/W2001682737","https://openalex.org/W2006232962","https://openalex.org/W2006312753","https://openalex.org/W2009053018","https://openalex.org/W2016106189","https://openalex.org/W2022691368","https://openalex.org/W2038509324","https://openalex.org/W2040775856","https://openalex.org/W2048466306","https://openalex.org/W2092324191","https://openalex.org/W2093460958","https://openalex.org/W2094332102","https://openalex.org/W2098306142","https://openalex.org/W2102653533","https://openalex.org/W2110143490","https://openalex.org/W2114847300","https://openalex.org/W2122060420","https://openalex.org/W2122757690","https://openalex.org/W2132324656","https://openalex.org/W2141762303","https://openalex.org/W2147570207","https://openalex.org/W2209394967","https://openalex.org/W2346685430","https://openalex.org/W2352050502","https://openalex.org/W2424280650","https://openalex.org/W2474451066","https://openalex.org/W2496631338","https://openalex.org/W2530532291","https://openalex.org/W4236545031","https://openalex.org/W6720847907"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2789662562","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2170504327","https://openalex.org/W2121963733","https://openalex.org/W2542337934","https://openalex.org/W1977171228","https://openalex.org/W2766377030","https://openalex.org/W1985308002"],"abstract_inverted_index":{"Numerous":[0],"research":[1],"efforts":[2],"are":[3,103,133],"targeting":[4],"new":[5],"devices":[6],"that":[7,119],"could":[8],"continue":[9],"performance":[10],"scaling":[11],"trends":[12],"associated":[13],"with":[14,21,105],"Moore's":[15],"Law":[16],"and/or":[17],"accomplish":[18],"computational":[19],"tasks":[20],"less":[22],"energy.":[23],"One":[24],"such":[25,145],"device":[26,61,184],"is":[27],"the":[28,34,40,43,51,121,175],"ferroelectric":[29],"FET":[30],"(FeFET),":[31],"which":[32],"offers":[33],"potential":[35],"to":[36,62,78,164],"be":[37],"scaled":[38],"beyond":[39],"end":[41],"of":[42,56],"silicon":[44],"roadmap":[45],"as":[46,64,146],"predicted":[47],"by":[48],"ITRS.":[49],"Furthermore,":[50],"I<inf>ds</inf>":[52],"vs.":[53],"V<inf>gs</inf>":[54],"characteristics":[55],"FeFETs":[57],"may":[58],"allow":[59],"a":[60,66,69],"function":[63],"both":[65],"switch":[67],"and":[68,98,151,182],"non-volatile":[70,129],"storage":[71],"element.":[72],"We":[73,83],"exploit":[74],"this":[75],"FeFET":[76,168],"property":[77],"enable":[79],"fine-grained":[80],"logic-in-memory":[81],"(LiM).":[82],"consider":[84],"three":[85],"different":[86],"circuit":[87],"design":[88],"styles":[89],"for":[90,108],"FeFET-based":[91,130],"LiM:":[92],"complementary":[93],"(differential),":[94],"dynamic":[95,99],"current":[96],"mode,":[97],"logic.":[100],"Our":[101],"designs":[102,169],"compared":[104],"existing":[106],"approaches":[107],"LiM":[109,131],"(i.e.,":[110],"based":[111,139],"on":[112,140],"magnetic":[113],"tunnel":[114],"junctions":[115],"(MTJs),":[116],"CMOS,":[117],"etc.)":[118],"afford":[120],"same":[122],"circuit-level":[123],"functionality.":[124],"Assuming":[125],"similar":[126],"feature":[127],"sizes,":[128],"circuits":[132],"more":[134],"efficient":[135],"than":[136],"functional":[137,166],"equivalents":[138],"MTJs":[141],"when":[142],"considering":[143],"metrics":[144,177],"propagation":[147],"delay":[148],"(2.9&#x00D7;,":[149],"6.8&#x00D7;)":[150],"dyanmic":[152],"power":[153],"(3.7&#x00D7;,":[154],"2.3&#x00D7;)":[155],"(for":[156],"45":[157],"nm,":[158],"22":[159],"nm":[160],"technology":[161],"respectively).":[162],"Compared":[163],"CMOS":[165],"equivalents,":[167],"still":[170],"exhibit":[171],"modest":[172],"improvements":[173],"in":[174],"aforementioned":[176],"while":[178],"also":[179],"offering":[180],"non-volatility":[181],"reduced":[183],"count.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":13},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}