{"id":"https://openalex.org/W2534141200","doi":"https://doi.org/10.1145/2966986.2967001","title":"Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits","display_name":"Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits","publication_year":2016,"publication_date":"2016-10-18","ids":{"openalex":"https://openalex.org/W2534141200","doi":"https://doi.org/10.1145/2966986.2967001","mag":"2534141200"},"language":"en","primary_location":{"id":"doi:10.1145/2966986.2967001","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2966986.2967001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082879651","display_name":"Nian-Ze Lee","orcid":"https://orcid.org/0000-0002-8096-5595"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Nian-Ze Lee","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering / Department of Electrical Engineering, National Taiwan University, Taipei, 10617, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering / Department of Electrical Engineering, National Taiwan University, Taipei, 10617, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008555461","display_name":"Hao-Yuan Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hao-Yuan Kuo","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering / Department of Electrical Engineering, National Taiwan University, Taipei, 10617, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering / Department of Electrical Engineering, National Taiwan University, Taipei, 10617, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077205053","display_name":"Yi\u2010Hsiang Lai","orcid":"https://orcid.org/0000-0003-0751-4648"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Hsiang Lai","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering / Department of Electrical Engineering, National Taiwan University, Taipei, 10617, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering / Department of Electrical Engineering, National Taiwan University, Taipei, 10617, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078604015","display_name":"Jie-Hong R. Jiang","orcid":"https://orcid.org/0000-0002-2279-4732"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jie-Hong R. Jiang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering / Department of Electrical Engineering, National Taiwan University, Taipei, 10617, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering / Department of Electrical Engineering, National Taiwan University, Taipei, 10617, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.6775994300842285},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.6570149064064026},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5923953652381897},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.5704652070999146},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5503978133201599},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4825712740421295},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.47345301508903503},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4733189046382904},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45201098918914795},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44490766525268555},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4270380437374115},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.36736470460891724},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3154200315475464},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.23909404873847961},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1473541259765625}],"concepts":[{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.6775994300842285},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.6570149064064026},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5923953652381897},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.5704652070999146},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5503978133201599},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4825712740421295},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.47345301508903503},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4733189046382904},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45201098918914795},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44490766525268555},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4270380437374115},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.36736470460891724},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3154200315475464},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.23909404873847961},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1473541259765625}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2966986.2967001","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2966986.2967001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1507039213","https://openalex.org/W1511688816","https://openalex.org/W1609370892","https://openalex.org/W1969747706","https://openalex.org/W1977171228","https://openalex.org/W2043274724","https://openalex.org/W2046397491","https://openalex.org/W2071676684","https://openalex.org/W2085266216","https://openalex.org/W2098546386","https://openalex.org/W2101927907","https://openalex.org/W2102927888","https://openalex.org/W2118381874","https://openalex.org/W2133527541","https://openalex.org/W2138913040","https://openalex.org/W2147504239","https://openalex.org/W2149765808","https://openalex.org/W2155296713","https://openalex.org/W2161055889","https://openalex.org/W2168974500","https://openalex.org/W2296186870","https://openalex.org/W2618530766","https://openalex.org/W3145128584","https://openalex.org/W6636405217"],"related_works":["https://openalex.org/W1939541994","https://openalex.org/W818963952","https://openalex.org/W2499931839","https://openalex.org/W2110968362","https://openalex.org/W4390345338","https://openalex.org/W4238178324","https://openalex.org/W1621928919","https://openalex.org/W2169337913","https://openalex.org/W2071237164","https://openalex.org/W2146663621"],"abstract_inverted_index":{"Threshold":[0],"logic":[1,25,35,57,84],"circuits":[2,85],"gain":[3],"increasing":[4],"attention":[5],"due":[6],"to":[7,17,86,91],"their":[8],"feasible":[9],"realization":[10],"with":[11],"emerging":[12],"technologies":[13],"and":[14,44,59,108],"strong":[15],"bind":[16],"neural":[18],"network":[19],"applications.":[20],"In":[21],"this":[22],"paper,":[23],"for":[24,51,65,73],"synthesis":[26],"we":[27,76],"formulate":[28],"the":[29,70,99,105,109],"fundamental":[30],"operation":[31,107],"of":[32,47,54,101,112],"collapsing":[33],"threshold":[34,56,83],"gates,":[36,58],"not":[37],"addressed":[38],"by":[39,104,115],"prior":[40,92],"efforts.":[41],"A":[42],"necessary":[43],"sufficient":[45],"condition":[46],"collapsibility":[48],"is":[49,63],"obtained":[50],"linear":[52,79],"combination":[53],"two":[55],"an":[60],"analytic":[61],"approach":[62],"proposed":[64],"fast":[66],"circuit":[67,102],"transformation.":[68],"On":[69],"other":[71],"hand,":[72],"equivalence":[74,113],"verification":[75,114],"propose":[77],"a":[78],"time":[80],"translation":[81,94],"from":[82],"pseudo-Boolean":[87,117],"constraints,":[88],"in":[89],"contrast":[90],"exponential":[93],"costs.":[95],"Experimental":[96],"results":[97],"demonstrate":[98],"effectiveness":[100],"transformation":[103],"collapse":[106],"memory":[110],"efficiency":[111],"our":[116],"translation.":[118]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}