{"id":"https://openalex.org/W2538589664","doi":"https://doi.org/10.1145/2966986.2966995","title":"A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops","display_name":"A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops","publication_year":2016,"publication_date":"2016-10-18","ids":{"openalex":"https://openalex.org/W2538589664","doi":"https://doi.org/10.1145/2966986.2966995","mag":"2538589664"},"language":"en","primary_location":{"id":"doi:10.1145/2966986.2966995","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2966986.2966995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003093233","display_name":"Giuseppe Natale","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giuseppe Natale","raw_affiliation_strings":["DEIB, Politecnico di Milano, Via Ponzio","DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia"],"affiliations":[{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074711148","display_name":"Giulio Stramondo","orcid":"https://orcid.org/0000-0002-3124-189X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]},{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["IT","NL"],"is_corresponding":false,"raw_author_name":"Giulio Stramondo","raw_affiliation_strings":["University of Amsterdam","DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia"],"affiliations":[{"raw_affiliation_string":"University of Amsterdam","institution_ids":["https://openalex.org/I887064364"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004481471","display_name":"Pietro Bressana","orcid":"https://orcid.org/0000-0001-6059-7564"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pietro Bressana","raw_affiliation_strings":["DEIB, Politecnico di Milano, Via Ponzio","DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia"],"affiliations":[{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021243055","display_name":"Riccardo Cattaneo","orcid":"https://orcid.org/0000-0002-1520-4271"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Cattaneo","raw_affiliation_strings":["DEIB, Politecnico di Milano, Via Ponzio","DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia"],"affiliations":[{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["DEIB, Politecnico di Milano, Via Ponzio","DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia"],"affiliations":[{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco D. Santambrogio","raw_affiliation_strings":["DEIB, Politecnico di Milano, Via Ponzio","DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia"],"affiliations":[{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Via Ponzio 34/5, Italia","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5003093233"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":5.0454,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.95777694,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8387194871902466},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7770998477935791},{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.7276493310928345},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6590473651885986},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6507765650749207},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.6337589621543884},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.46072864532470703},{"id":"https://openalex.org/keywords/code-refactoring","display_name":"Code refactoring","score":0.4457806944847107},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4448803663253784},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33751755952835083},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.30602818727493286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2667911648750305},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16831237077713013},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14156347513198853},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10662034153938293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8387194871902466},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7770998477935791},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.7276493310928345},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6590473651885986},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6507765650749207},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.6337589621543884},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.46072864532470703},{"id":"https://openalex.org/C152752567","wikidata":"https://www.wikidata.org/wiki/Q116877","display_name":"Code refactoring","level":3,"score":0.4457806944847107},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4448803663253784},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33751755952835083},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.30602818727493286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2667911648750305},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16831237077713013},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14156347513198853},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10662034153938293},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2966986.2966995","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2966986.2966995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1003718","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/1003718","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W114164142","https://openalex.org/W1967264375","https://openalex.org/W1971404838","https://openalex.org/W2003313945","https://openalex.org/W2015130190","https://openalex.org/W2034761517","https://openalex.org/W2068555872","https://openalex.org/W2070961300","https://openalex.org/W2087384518","https://openalex.org/W2105042925","https://openalex.org/W2110902796","https://openalex.org/W2115572397","https://openalex.org/W2132758316","https://openalex.org/W2141280299","https://openalex.org/W2154078685","https://openalex.org/W3151489216","https://openalex.org/W4255560897"],"related_works":["https://openalex.org/W4313549863","https://openalex.org/W4231266416","https://openalex.org/W2395465245","https://openalex.org/W2072205733","https://openalex.org/W3105129168","https://openalex.org/W3176957927","https://openalex.org/W2269110805","https://openalex.org/W3105739589","https://openalex.org/W2896552114","https://openalex.org/W2097757554"],"abstract_inverted_index":{"Iterative":[0],"Stencil":[1],"Loops":[2],"(ISLs)":[3],"are":[4],"a":[5,18,66,85],"specific":[6],"class":[7],"of":[8,10,20,104,118,127,129,147,155],"algorithms":[9],"great":[11],"importance":[12],"for":[13,31,52,54],"their":[14],"substantial":[15],"presence":[16],"in":[17,28,47],"lot":[19],"industrial":[21],"and":[22,41,58,75,121],"scientific":[23],"computing":[24],"applications,":[25],"such":[26],"as":[27,165],"numerical":[29],"methods":[30],"solving":[32],"partial":[33],"differential":[34],"equation":[35],"-":[36,45,50],"e.g.":[37],"reverse":[38],"time":[39],"migration":[40],"heat":[42],"distribution":[43],"simulation":[44],"or":[46],"cellular":[48],"automata":[49],"used":[51,106],"instance":[53],"random":[55],"number":[56],"generation":[57],"error":[59],"correction.":[60],"In":[61],"this":[62,148],"work,":[63],"we":[64],"propose":[65],"hardware":[67],"acceleration":[68],"methodology":[69],"based":[70],"on":[71,84,107,135],"the":[72,77,93,102,108,110,116,123,130,156,162,173],"polyhedral":[73],"model":[74],"implement":[76],"related":[78],"framework":[79],"to":[80,115,161,171,176],"automatically":[81],"accelerate":[82],"ISLs":[83],"multi-FPGA":[86],"system.":[87],"The":[88],"experimental":[89],"evaluation":[90],"shows":[91],"that":[92,152],"throughput":[94],"obtained":[95],"by":[96,140,179],"our":[97,180],"solution":[98],"scales":[99],"linearly":[100],"with":[101],"amount":[103,117],"resources":[105],"FPGAs,":[109],"power":[111,124],"efficiency":[112,125],"increases":[113],"proportionally":[114],"instantiated":[119],"computation,":[120],"outperforms":[122],"figure":[126],"state":[128],"art":[131],"ISL":[132],"implementations":[133],"running":[134],"an":[136],"Intel":[137],"Xeon":[138],"CPU":[139],"at":[141],"most":[142],"10×.":[143],"A":[144],"key":[145],"aspect":[146],"approach":[149],"is":[150,159,169],"also":[151],"no":[153,166],"knowledge":[154],"underlying":[157],"architecture":[158],"requested":[160],"application":[163,174],"designer,":[164],"code":[167],"refactoring":[168],"needed":[170],"make":[172],"suitable":[175],"be":[177],"processed":[178],"framework.":[181]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}