{"id":"https://openalex.org/W2518875864","doi":"https://doi.org/10.1145/2950067.2950086","title":"Memory Processing Unit for in-memory processing","display_name":"Memory Processing Unit for in-memory processing","publication_year":2016,"publication_date":"2016-07-18","ids":{"openalex":"https://openalex.org/W2518875864","doi":"https://doi.org/10.1145/2950067.2950086","mag":"2518875864"},"language":"en","primary_location":{"id":"mag:2518875864","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/document/7568648/","pdf_url":null,"source":{"id":"https://openalex.org/S4306420180","display_name":"International Symposium on Nanoscale Architectures","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Symposium on Nanoscale Architectures","raw_type":null},"type":"article","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013046181","display_name":"Rotem Ben Hur","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Rotem Ben Hur","raw_affiliation_strings":["The Andrew and Erna Viterbi Faculty of Electrical Engineering, Technion - Israel Institute of Technology, Haifa, 3200003, ISRAEL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Andrew and Erna Viterbi Faculty of Electrical Engineering, Technion - Israel Institute of Technology, Haifa, 3200003, ISRAEL","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014138496","display_name":"Shahar Kvatinsky","orcid":"https://orcid.org/0000-0001-7277-7271"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shahar Kvatinsky","raw_affiliation_strings":["The Andrew and Erna Viterbi Faculty of Electrical Engineering, Technion - Israel Institute of Technology, Haifa, 3200003, ISRAEL"],"raw_orcid":"https://orcid.org/0000-0001-7277-7271","affiliations":[{"raw_affiliation_string":"The Andrew and Erna Viterbi Faculty of Electrical Engineering, Technion - Israel Institute of Technology, Haifa, 3200003, ISRAEL","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5013046181"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":13.3682,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.99546001,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.8396921157836914},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.7665927410125732},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7463961243629456},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5984519720077515},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.58648282289505},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5843823552131653},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5634570121765137},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5335714221000671},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.5215049386024475},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.506660521030426},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4720885455608368},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4716319739818573},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4691181480884552},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.4611423909664154},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4542125463485718},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4465656578540802},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40214723348617554},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3964708745479584},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1627315878868103},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12694358825683594},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.09381592273712158},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08012828230857849}],"concepts":[{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.8396921157836914},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.7665927410125732},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7463961243629456},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5984519720077515},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.58648282289505},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5843823552131653},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5634570121765137},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5335714221000671},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.5215049386024475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.506660521030426},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4720885455608368},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4716319739818573},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4691181480884552},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.4611423909664154},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4542125463485718},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4465656578540802},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40214723348617554},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3964708745479584},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1627315878868103},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12694358825683594},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.09381592273712158},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08012828230857849},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2518875864","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/document/7568648/","pdf_url":null,"source":{"id":"https://openalex.org/S4306420180","display_name":"International Symposium on Nanoscale Architectures","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"International Symposium on Nanoscale Architectures","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1846246533","https://openalex.org/W2004640050","https://openalex.org/W2059126686","https://openalex.org/W2081729575","https://openalex.org/W2090413838","https://openalex.org/W2201198369","https://openalex.org/W2407339173"],"related_works":["https://openalex.org/W2081729575","https://openalex.org/W2066280488","https://openalex.org/W2407339173","https://openalex.org/W2112181056","https://openalex.org/W2772943299","https://openalex.org/W2025674646","https://openalex.org/W2576918530","https://openalex.org/W2162651880","https://openalex.org/W1578783943","https://openalex.org/W2216132385","https://openalex.org/W2143483829","https://openalex.org/W2059441802","https://openalex.org/W2789902048","https://openalex.org/W3039528138","https://openalex.org/W2495105903","https://openalex.org/W2122148191","https://openalex.org/W2090413838","https://openalex.org/W2036687738","https://openalex.org/W2018774711","https://openalex.org/W2004782555"],"abstract_inverted_index":{"Performance":[0],"and":[1,24,37,87,100],"energy":[2],"of":[3,58],"modern":[4],"computers,":[5],"usually":[6],"built":[7],"as":[8],"von":[9],"Neumann":[10,31,67],"machines,":[11],"are":[12],"primarily":[13],"limited":[14],"by":[15],"data":[16,34],"transfer":[17],"from":[18],"the":[19,22,40,56,76,82,97],"memory":[20,51,78,84],"to":[21,75],"CPU":[23],"vice":[25],"versa.":[26],"Only":[27],"a":[28,64],"true":[29],"non-von":[30,66],"architecture,":[32],"where":[33],"is":[35,88],"processed":[36],"stored":[38],"within":[39],"same":[41],"unit":[42],"can":[43],"remove":[44],"this":[45],"bottleneck.":[46],"Using":[47],"emerging":[48],"non-volatile":[49],"resistive":[50],"technologies":[52],"(namely,":[53],"memristors)":[54],"enables":[55],"development":[57],"Memory":[59],"Processing":[60],"Unit":[61],"(MPU)":[62],"-":[63],"novel":[65],"architecture.":[68],"MPU":[69,98],"relies":[70],"on":[71],"adding":[72],"computing":[73,92],"capabilities":[74],"memristive":[77],"cells":[79],"without":[80],"changing":[81],"basic":[83],"array":[85],"structure,":[86],"compatible":[89],"with":[90],"existing":[91],"systems.":[93],"This":[94],"paper":[95],"describes":[96],"architecture":[99],"examines":[101],"its":[102],"controller.":[103]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-28T14:05:53.105641","created_date":"2025-10-10T00:00:00"}