{"id":"https://openalex.org/W2470481370","doi":"https://doi.org/10.1145/2935764.2935810","title":"Brief Announcement","display_name":"Brief Announcement","publication_year":2016,"publication_date":"2016-07-08","ids":{"openalex":"https://openalex.org/W2470481370","doi":"https://doi.org/10.1145/2935764.2935810","mag":"2470481370"},"language":"en","primary_location":{"id":"doi:10.1145/2935764.2935810","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2935764.2935810","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2935810&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th ACM Symposium on Parallelism in Algorithms and Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://dl.acm.org/ft_gateway.cfm?id=2935810&type=pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061335683","display_name":"Joseph Izraelevitz","orcid":"https://orcid.org/0009-0002-1267-5024"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joseph Izraelevitz","raw_affiliation_strings":["University of Rochester, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049822188","display_name":"Hammurabi Mendes","orcid":"https://orcid.org/0000-0002-3741-5096"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hammurabi Mendes","raw_affiliation_strings":["University of Rochester, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079254515","display_name":"Michael L. Scott","orcid":"https://orcid.org/0000-0001-8652-7644"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael L. Scott","raw_affiliation_strings":["University of Rochester, Rochester, NV, USA"],"affiliations":[{"raw_affiliation_string":"University of Rochester, Rochester, NV, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5061335683"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":1.9199,"has_fulltext":true,"cited_by_count":13,"citation_normalized_percentile":{"value":0.85117422,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"157","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8233063220977783},{"id":"https://openalex.org/keywords/sequential-consistency","display_name":"Sequential consistency","score":0.6712868809700012},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.5514826774597168},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5187963843345642},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.5157340168952942},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.49723032116889954},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.4784277081489563},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.47466424107551575},{"id":"https://openalex.org/keywords/consistency-model","display_name":"Consistency model","score":0.47353097796440125},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4731879234313965},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.47074824571609497},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4426979124546051},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4386008679866791},{"id":"https://openalex.org/keywords/crash","display_name":"Crash","score":0.419961541891098},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.34476375579833984},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33969587087631226},{"id":"https://openalex.org/keywords/data-consistency","display_name":"Data consistency","score":0.1929137110710144},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.17000305652618408},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16631120443344116},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.13374346494674683},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10417097806930542}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8233063220977783},{"id":"https://openalex.org/C82029504","wikidata":"https://www.wikidata.org/wiki/Q4373882","display_name":"Sequential consistency","level":4,"score":0.6712868809700012},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.5514826774597168},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5187963843345642},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.5157340168952942},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.49723032116889954},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.4784277081489563},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.47466424107551575},{"id":"https://openalex.org/C37279795","wikidata":"https://www.wikidata.org/wiki/Q2492305","display_name":"Consistency model","level":3,"score":0.47353097796440125},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4731879234313965},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.47074824571609497},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4426979124546051},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4386008679866791},{"id":"https://openalex.org/C183469790","wikidata":"https://www.wikidata.org/wiki/Q333501","display_name":"Crash","level":2,"score":0.419961541891098},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.34476375579833984},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33969587087631226},{"id":"https://openalex.org/C93361087","wikidata":"https://www.wikidata.org/wiki/Q4426698","display_name":"Data consistency","level":2,"score":0.1929137110710144},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.17000305652618408},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16631120443344116},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.13374346494674683},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10417097806930542},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2935764.2935810","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2935764.2935810","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2935810&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th ACM Symposium on Parallelism in Algorithms and Architectures","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/2935764.2935810","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2935764.2935810","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2935810&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th ACM Symposium on Parallelism in Algorithms and Architectures","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5933184457","display_name":"Collaborative Research:XPS:CLCCA: Performance Portable Abstractions for Large-Scale Irregular Computations","funder_award_id":"1337224","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7983046966","display_name":"CSR: Small: First-Class Operating System Management of Computational Accelerators","funder_award_id":"1319417","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8144867921","display_name":null,"funder_award_id":"CNS-1319417, CCF-1337224, CCF-1422649","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2470481370.pdf","grobid_xml":"https://content.openalex.org/works/W2470481370.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1437323374","https://openalex.org/W1567210335","https://openalex.org/W2041135949","https://openalex.org/W2113637091","https://openalex.org/W2157808045","https://openalex.org/W2176864362","https://openalex.org/W2220914167","https://openalex.org/W2293628184","https://openalex.org/W2318717892","https://openalex.org/W2410477657","https://openalex.org/W2610308442","https://openalex.org/W4230333905"],"related_works":["https://openalex.org/W118795575","https://openalex.org/W1569626261","https://openalex.org/W1555579555","https://openalex.org/W2366133219","https://openalex.org/W2143087414","https://openalex.org/W2118508246","https://openalex.org/W4236792899","https://openalex.org/W2123492060","https://openalex.org/W2117642973","https://openalex.org/W2470481370"],"abstract_inverted_index":{"Nonvolatile,":[0],"byte-addressable":[1],"memory":[2,82,99,117],"(NVM)":[3],"will":[4],"soon":[5],"be":[6,36],"commercially":[7],"available,":[8],"but":[9],"registers":[10],"and":[11,38,89,95],"caches":[12],"are":[13,33,126],"expected":[14,90],"to":[15,35,50,56,66,128],"remain":[16],"transient":[17],"on":[18],"most":[19],"machines.":[20],"Without":[21],"careful":[22],"management,":[23],"the":[24,28,45,52,87,134,138],"data":[25,125],"preserved":[26,124],"in":[27,119,133],"wake":[29],"of":[30,47,54,92,137],"a":[31,61,67,81,104,121,130],"crash":[32],"likely":[34],"inconsistent":[37],"thus":[39],"unusable.":[40],"Previous":[41],"work":[42],"has":[43],"explored":[44],"semantics":[46,59,91],"instructions":[48],"used":[49],"push":[51],"contents":[53],"cache":[55],"NVM.":[57],"These":[58],"comprise":[60],"\"memory":[62,69],"persistency":[63,83],"model,\"":[64],"analogous":[65],"traditional":[68],"consistency":[70,113],"model.\"":[71],"In":[72],"this":[73],"brief":[74],"announcement":[75],"we":[76],"introduce":[77],"\"explicit":[78],"epoch":[79],"persistency\",":[80],"model":[84],"that":[85,106,123],"captures":[86],"current":[88],"Intel":[93],"x86":[94],"ARM":[96],"v8":[97],"persistent":[98],"instructions.":[100],"We":[101],"also":[102],"present":[103],"construction":[105],"augments":[107],"any":[108,115],"data-race-free":[109],"program":[110],"(for":[111],"release":[112],"or":[114],"stronger":[116],"model)":[118],"such":[120],"way":[122],"guaranteed":[127],"represent":[129],"consistent":[131],"cut":[132],"happens-before":[135],"graph":[136],"program's":[139],"execution.":[140]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4}],"updated_date":"2026-04-11T08:14:18.477133","created_date":"2016-07-22T00:00:00"}