{"id":"https://openalex.org/W2487973819","doi":"https://doi.org/10.1145/2934583.2934643","title":"How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs","display_name":"How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs","publication_year":2016,"publication_date":"2016-07-29","ids":{"openalex":"https://openalex.org/W2487973819","doi":"https://doi.org/10.1145/2934583.2934643","mag":"2487973819"},"language":"en","primary_location":{"id":"doi:10.1145/2934583.2934643","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2934583.2934643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066713236","display_name":"Sandeep Kumar Samal","orcid":"https://orcid.org/0000-0002-2636-9928"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep Kumar Samal","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053014378","display_name":"Deepak Kumar Nayak","orcid":"https://orcid.org/0000-0001-9179-4501"},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deepak Nayak","raw_affiliation_strings":["Technology Research, GLOBALFOUNDRIES, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Research, GLOBALFOUNDRIES, Santa Clara, CA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077062769","display_name":"Motoi lchihashi","orcid":null},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Motoi lchihashi","raw_affiliation_strings":["Technology Research, GLOBALFOUNDRIES, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Research, GLOBALFOUNDRIES, Santa Clara, CA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031558856","display_name":"Srinivasa Banna","orcid":null},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivasa Banna","raw_affiliation_strings":["Technology Research, GLOBALFOUNDRIES, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Research, GLOBALFOUNDRIES, Santa Clara, CA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7128,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.73973782,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"320","last_page":"325"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5540176033973694},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5422177910804749},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5267260074615479},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5044924020767212},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4601818323135376},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45080748200416565},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4448798894882202},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44411998987197876},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4286850690841675},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.42531710863113403},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4249125123023987},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38582879304885864},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33576783537864685},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.26979392766952515},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24193024635314941},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24028345942497253},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11616921424865723},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09369808435440063}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5540176033973694},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5422177910804749},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5267260074615479},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5044924020767212},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4601818323135376},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45080748200416565},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4448798894882202},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44411998987197876},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4286850690841675},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.42531710863113403},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4249125123023987},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38582879304885864},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33576783537864685},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.26979392766952515},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24193024635314941},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24028345942497253},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11616921424865723},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09369808435440063},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2934583.2934643","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2934583.2934643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1635447495","https://openalex.org/W1964678809","https://openalex.org/W2002806561","https://openalex.org/W2015952501","https://openalex.org/W2028476288","https://openalex.org/W2095117703","https://openalex.org/W2149277680","https://openalex.org/W2157629140"],"related_works":["https://openalex.org/W3047088815","https://openalex.org/W2338273177","https://openalex.org/W4389383710","https://openalex.org/W1553422968","https://openalex.org/W2007385019","https://openalex.org/W3172718840","https://openalex.org/W1955236059","https://openalex.org/W2168458994","https://openalex.org/W2470954454","https://openalex.org/W1974416117"],"abstract_inverted_index":{"In":[0],"this":[1,75,112],"paper":[2],"we":[3,21,73],"study":[4,43,194],"the":[5,25,95,101,122,128,153,160,179],"impact":[6,76],"of":[7,146,199],"low":[8],"thermal":[9],"budget":[10],"process":[11],"on":[12,121],"design":[13,61],"quality":[14],"in":[15,36,54,108,111,127,178],"monolithic":[16,58,166],"3D":[17,59,167],"ICs":[18],"(M3D).":[19],"Specifically,":[20],"quantify":[22],"how":[23,115],"much":[24],"tier-to-tier":[26],"transistor":[27],"performance":[28,34],"difference":[29],"affects":[30],"full-chip":[31,68],"power":[32,162,187],"and":[33,49,66,91,119,149,174,185],"metrics":[35],"a":[37,55],"foundry":[38],"14nm":[39],"FinFET":[40],"technology.":[41],"Our":[42,140,164,193],"first":[44],"shows":[45],"that":[46,86,124,136],"5%,":[47,172],"10%,":[48,173],"15%":[50,175],"top-tier":[51,102,155],"device":[52],"degradation":[53,103,156],"wire-dominated,":[56],"timing-closed":[57],"IC":[60,168],"leads":[62],"to":[63,99,116],"7%,":[64],"12%,":[65],"18%":[67],"timing":[69,109,151],"violation,":[70],"respectively.":[71,192],"Next,":[72],"address":[74],"with":[77,171],"our":[78],"CAD":[79],"solution":[80],"named":[81],"Tier-Aware":[82],"M3D":[83],"(TA-M3D)":[84],"flow":[85],"identifies":[87],"potential":[88],"timing-critical":[89],"paths":[90,123,147],"partitions":[92],"them":[93],"into":[94],"faster":[96],"(bottom)":[97],"tier":[98],"minimize":[100],"impact.":[104],"One":[105],"unique":[106],"challenge":[107],"closure":[110],"case,":[113],"is":[114],"conduct":[117],"buffering":[118],"sizing":[120],"lie":[125],"entirely":[126],"top":[129],"or":[130],"bottom-tier":[131],"as":[132,134],"well":[133],"those":[135],"span":[137],"both":[138],"tiers.":[139],"approach":[141],"handles":[142],"all":[143],"3":[144],"types":[145,198],"carefully":[148],"closes":[150],"under":[152],"given":[154],"assumption,":[157],"while":[158],"minimizing":[159],"total":[161],"consumption.":[163],"enhanced":[165],"designs,":[169],"even":[170],"slower":[176],"transistors":[177],"top-tier,":[180],"still":[181],"offers":[182],"26%,":[183],"24%,":[184],"5%":[186],"savings":[188],"over":[189],"2D":[190],"IC,":[191],"also":[195],"covers":[196],"other":[197],"circuits.":[200]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}