{"id":"https://openalex.org/W2480382655","doi":"https://doi.org/10.1145/2934583.2934628","title":"Design and implementation of nonvolatile power-gating SRAM using SOTB technology","display_name":"Design and implementation of nonvolatile power-gating SRAM using SOTB technology","publication_year":2016,"publication_date":"2016-07-29","ids":{"openalex":"https://openalex.org/W2480382655","doi":"https://doi.org/10.1145/2934583.2934628","mag":"2480382655"},"language":"en","primary_location":{"id":"doi:10.1145/2934583.2934628","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2934583.2934628","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039319356","display_name":"Yusuke Shuto","orcid":"https://orcid.org/0000-0001-9904-6372"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Shuto","raw_affiliation_strings":["Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Japan, Nagatsuta, Midori-ku, Yokohama, Kanagawa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Japan, Nagatsuta, Midori-ku, Yokohama, Kanagawa","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100828005","display_name":"Shuu\u2019ichirou Yamamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shuu'ichirou Yamamoto","raw_affiliation_strings":["Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Japan, Nagatsuta, Midori-ku, Yokohama, Kanagawa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Japan, Nagatsuta, Midori-ku, Yokohama, Kanagawa","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102876507","display_name":"Satoshi Sugahara","orcid":"https://orcid.org/0000-0002-6918-3218"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Sugahara","raw_affiliation_strings":["Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Japan, Nagatsuta, Midori-ku, Yokohama, Kanagawa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Japan, Nagatsuta, Midori-ku, Yokohama, Kanagawa","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0566879,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"338","last_page":"343"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8587089776992798},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8469530344009399},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5124326348304749},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4817942976951599},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.46414175629615784},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45929569005966187},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41115128993988037},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3878454267978668},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2837143540382385},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2592536211013794},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24521759152412415},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.16335275769233704},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1585044264793396},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.10740113258361816},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06824144721031189}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8587089776992798},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8469530344009399},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5124326348304749},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4817942976951599},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.46414175629615784},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45929569005966187},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41115128993988037},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3878454267978668},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2837143540382385},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2592536211013794},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24521759152412415},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.16335275769233704},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1585044264793396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.10740113258361816},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06824144721031189}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2934583.2934628","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2934583.2934628","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1510118898","https://openalex.org/W1537798744","https://openalex.org/W1984480206","https://openalex.org/W2005405601","https://openalex.org/W2050565026","https://openalex.org/W2073801038","https://openalex.org/W2098335003","https://openalex.org/W2110276925","https://openalex.org/W2114621701","https://openalex.org/W2131349046","https://openalex.org/W2136316949","https://openalex.org/W2327379784","https://openalex.org/W2336061337","https://openalex.org/W2473895362","https://openalex.org/W2478256901","https://openalex.org/W2502658076","https://openalex.org/W3098517937","https://openalex.org/W4210246447","https://openalex.org/W4249082054"],"related_works":["https://openalex.org/W2138099459","https://openalex.org/W3151633427","https://openalex.org/W2783549708","https://openalex.org/W3092470009","https://openalex.org/W2942190539","https://openalex.org/W3126087940","https://openalex.org/W2154169726","https://openalex.org/W2399345582","https://openalex.org/W4237548795","https://openalex.org/W1984480206"],"abstract_inverted_index":{"Power-gating":[0],"(PG)":[1],"architectures":[2,58],"employing":[3],"nonvolatile":[4,8,38],"state/data":[5],"retention,":[6],"called":[7],"PG":[9],"(NVPG),":[10],"are":[11,62],"expected":[12],"as":[13,142],"a":[14,90,143],"highly":[15,114],"efficient":[16],"energy":[17,71],"reduction":[18,109],"technique":[19],"for":[20,32,59,79,110,145],"high-performance":[21],"microprocessors":[22],"and":[23,56,70,100,133,136],"mobile/wearable":[24],"SoC":[25,134],"devices.":[26],"In":[27],"this":[28],"paper,":[29],"NVPG":[30,77,120],"architecture":[31,78,121],"SRAM":[33,39],"is":[34,46,85,113],"demonstrated.":[35],"A":[36],"1kb":[37],"(NV-SRAM)":[40],"array":[41,57,83,98],"with":[42,81,122],"the":[43,60,65,68,76,111,146],"peripheral":[44],"circuits":[45],"implemented":[47],"using":[48,89],"65nm":[49],"silicon-on-thin-buried-oxide":[50],"(SOTB)":[51],"technology.":[52],"The":[53,97,106,119],"cell":[54],"design":[55],"NV-SRAM":[61,80,123],"discussed":[63],"from":[64],"viewpoints":[66],"of":[67,75,93,130],"stability":[69],"efficiency.":[72],"Energy":[73],"performance":[74,91],"various":[82],"sizes":[84],"also":[86,139],"systematically":[87],"analyzed":[88],"index":[92],"break-even":[94],"time":[95],"(BET).":[96],"structure":[99],"its":[101],"peripherals":[102,112],"strongly":[103],"affect":[104],"BET.":[105,118],"body-bias-induced":[107],"leakage":[108],"effective":[115],"at":[116],"reducing":[117],"would":[124],"be":[125,140],"adaptable":[126],"to":[127],"core-level":[128],"power-gating":[129],"multi-/many-core":[131],"processors":[132],"devices,":[135],"it":[137],"could":[138],"promising":[141],"solution":[144],"dark":[147],"silicon":[148],"problem.":[149]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}