{"id":"https://openalex.org/W2496375231","doi":"https://doi.org/10.1145/2934583.2934589","title":"Voltage Noise Induced DRAM Soft Error Reduction Technique for 3D-CPUs","display_name":"Voltage Noise Induced DRAM Soft Error Reduction Technique for 3D-CPUs","publication_year":2016,"publication_date":"2016-07-29","ids":{"openalex":"https://openalex.org/W2496375231","doi":"https://doi.org/10.1145/2934583.2934589","mag":"2496375231"},"language":"en","primary_location":{"id":"doi:10.1145/2934583.2934589","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2934583.2934589","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2934589&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://dl.acm.org/ft_gateway.cfm?id=2934589&type=pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064115741","display_name":"Tiantao Lu","orcid":"https://orcid.org/0000-0003-4431-811X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tiantao Lu","raw_affiliation_strings":["University of Maryland, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082126220","display_name":"Caleb Serafy","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Caleb Serafy","raw_affiliation_strings":["University of Maryland, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100619257","display_name":"Zhiyuan Yang","orcid":"https://orcid.org/0000-0002-2250-7959"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiyuan Yang","raw_affiliation_strings":["University of Maryland, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["University of Maryland, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"82","last_page":"87"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9226000308990479},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6579748392105103},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5553746819496155},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.534981906414032},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5087915062904358},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4944908618927002},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44805124402046204},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44177788496017456},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.4234626889228821},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.412952721118927},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2831967771053314},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28266680240631104},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24657675623893738},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20915764570236206},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1645074188709259}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9226000308990479},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6579748392105103},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5553746819496155},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.534981906414032},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5087915062904358},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4944908618927002},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44805124402046204},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44177788496017456},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.4234626889228821},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.412952721118927},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2831967771053314},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28266680240631104},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24657675623893738},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20915764570236206},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1645074188709259},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2934583.2934589","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2934583.2934589","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2934589&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/2934583.2934589","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2934583.2934589","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2934589&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G5619643252","display_name":null,"funder_award_id":"CCF0917057","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G566042965","display_name":null,"funder_award_id":"CCF1302375","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2496375231.pdf","grobid_xml":"https://content.openalex.org/works/W2496375231.grobid-xml"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W1559781097","https://openalex.org/W2020460319","https://openalex.org/W2021708499","https://openalex.org/W2025474944","https://openalex.org/W2028674718","https://openalex.org/W2040379684","https://openalex.org/W2043548604","https://openalex.org/W2069700210","https://openalex.org/W2074077900","https://openalex.org/W2100997884","https://openalex.org/W2103742924","https://openalex.org/W2116059696","https://openalex.org/W2119092821","https://openalex.org/W2122249806","https://openalex.org/W2126339718","https://openalex.org/W2127745296","https://openalex.org/W2129960401","https://openalex.org/W2131413854","https://openalex.org/W2131862714","https://openalex.org/W2145021036","https://openalex.org/W2145064068","https://openalex.org/W2151845324","https://openalex.org/W2152652532","https://openalex.org/W2161803106","https://openalex.org/W2169875292","https://openalex.org/W2170382128","https://openalex.org/W2193198328","https://openalex.org/W3004493283","https://openalex.org/W3008756550","https://openalex.org/W3139689176"],"related_works":["https://openalex.org/W2162457113","https://openalex.org/W1528863892","https://openalex.org/W2007444174","https://openalex.org/W1528544434","https://openalex.org/W2138596439","https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W4297812927","https://openalex.org/W2335743642"],"abstract_inverted_index":{"Three-dimensional":[0],"integration":[1],"enables":[2],"stacking":[3],"DRAM":[4,29,48],"on":[5],"top":[6],"of":[7],"CPU,":[8],"providing":[9],"high":[10],"bandwidth":[11],"and":[12,19,75],"short":[13],"latency.":[14],"However,":[15],"non-uniform":[16,33],"voltage":[17,73],"fluctuation":[18],"local":[20],"thermal":[21,76],"hotspot":[22],"in":[23,51],"CPU":[24,54],"layers":[25],"are":[26],"coupled":[27],"into":[28],"layers,":[30],"causing":[31],"a":[32,42,88],"bit-cell":[34],"leakage":[35],"(thereby":[36],"bit":[37],"flip)":[38],"distribution.":[39],"We":[40],"propose":[41],"performance-power-resilience":[43],"simulation":[44],"framework":[45],"to":[46,70,86],"capture":[47],"soft":[49],"error":[50],"3D":[52],"multi-core":[53],"systems.":[55],"A":[56],"dynamic":[57,83],"resilience":[58,89,96],"management":[59],"(DRM)":[60],"scheme":[61],"is":[62],"investigated,":[63],"which":[64,92],"adaptively":[65],"tunes":[66],"CPU's":[67],"operating":[68],"points":[69],"adjust":[71],"DRAM's":[72,95],"noise":[74],"condition":[77],"during":[78],"runtime.":[79],"The":[80],"DRM":[81],"uses":[82],"frequency":[84],"scaling":[85],"achieve":[87],"borrow-in":[90],"strategy,":[91],"effectively":[93],"enhances":[94],"without":[97],"sacrificing":[98],"performance.":[99]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}