{"id":"https://openalex.org/W2345615132","doi":"https://doi.org/10.1145/2909437.2909447","title":"Optimizing OpenCL applications on Xilinx FPGA","display_name":"Optimizing OpenCL applications on Xilinx FPGA","publication_year":2016,"publication_date":"2016-04-19","ids":{"openalex":"https://openalex.org/W2345615132","doi":"https://doi.org/10.1145/2909437.2909447","mag":"2345615132"},"language":"en","primary_location":{"id":"doi:10.1145/2909437.2909447","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2909437.2909447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th International Workshop on OpenCL","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083632297","display_name":"Jeff Fifield","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeff Fifield","raw_affiliation_strings":["Xilinx, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061069907","display_name":"Ronan Keryell","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ronan Keryell","raw_affiliation_strings":["Xilinx, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072172363","display_name":"Herv\u00e9 Ratigner","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Herv\u00e9 Ratigner","raw_affiliation_strings":["Xilinx, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041588521","display_name":"Henry Styles","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Henry Styles","raw_affiliation_strings":["Xilinx, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018875173","display_name":"Jim Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Wu","raw_affiliation_strings":["Xilinx, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, USA","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9722999930381775,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8723517656326294},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8234974145889282},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5073787569999695},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.47309496998786926},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4503825306892395},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41649532318115234},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3346695303916931},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32976871728897095}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8723517656326294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8234974145889282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5073787569999695},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.47309496998786926},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4503825306892395},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41649532318115234},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3346695303916931},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32976871728897095},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2909437.2909447","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2909437.2909447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th International Workshop on OpenCL","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1967938402","https://openalex.org/W2139962137","https://openalex.org/W2126857316","https://openalex.org/W2113308450","https://openalex.org/W1522032972","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"In":[0],"this":[1],"presentation":[2],"we":[3],"focus":[4],"on":[5,144],"current":[6],"Xilinx":[7],"FPGA":[8,18,50,101],"(Field-Programmable":[9],"Gate":[10],"Array)":[11],"platforms":[12],"with":[13,81,102,136],"the":[14,20,45,61,65,72,77,82,97,121],"SDAccel":[15],"OpenCL":[16],"environment.":[17],"have":[19,35],"unique":[21],"feature":[22],"of":[23,76,99,116],"a":[24,36],"reconfigurable":[25],"architecture":[26,38,98],"by":[27,142],"opposition":[28],"to":[29,55,79,120],"CPU,":[30],"GPU":[31],"or":[32],"DSP":[33],"which":[34],"fixed":[37],"and":[39,92,107,146],"are":[40],"only":[41],"programmable.":[42],"For":[43],"example":[44,141],"elementary":[46],"functions":[47],"in":[48,133],"an":[49,56],"can":[51,111,130],"be":[52,112,131],"configured":[53],"according":[54],"addressable":[57],"memory,":[58],"as":[59],"such":[60],"interconnection":[62],"among":[63],"them,":[64],"internal":[66],"memory":[67],"organization,":[68],"but":[69],"also":[70],"even":[71],"ultra":[73],"high-speed":[74],"input/output":[75],"chip":[78],"interface":[80],"outside":[83],"world.":[84],"This":[85],"fine":[86],"grain":[87],"configurability":[88],"allows":[89],"high":[90],"performance":[91],"power":[93],"efficiency.":[94],"We":[95],"introduce":[96],"modern":[100],"their":[103],"main":[104],"building":[105],"blocks":[106],"how":[108],"functional":[109],"operations":[110],"expressed.":[113],"The":[114],"translation":[115],"imperative":[117],"languages":[118],"down":[119],"hardware":[122],"level":[123],"is":[124],"done":[125,132],"through":[126],"High-Level":[127],"Synthesis.":[128],"It":[129],"several":[134],"ways":[135],"different":[137],"time/surface":[138],"trade-off,":[139],"for":[140],"playing":[143],"parallelism":[145],"pipelining.":[147]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}