{"id":"https://openalex.org/W2342500260","doi":"https://doi.org/10.1145/2907950.2907953","title":"Efficient asynchronous interrupt handling in a full-system instruction set simulator","display_name":"Efficient asynchronous interrupt handling in a full-system instruction set simulator","publication_year":2016,"publication_date":"2016-06-02","ids":{"openalex":"https://openalex.org/W2342500260","doi":"https://doi.org/10.1145/2907950.2907953","mag":"2342500260"},"language":"en","primary_location":{"id":"doi:10.1145/2907950.2907953","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2907950.2907953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, Tools, and Theory for Embedded Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research-repository.st-andrews.ac.uk/bitstream/10023/24314/1/Spink_et_al_2016_Efficient_Asynchronous_Iterrupt.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054308553","display_name":"Tom Spink","orcid":"https://orcid.org/0000-0002-7662-3146"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Tom Spink","raw_affiliation_strings":["University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044205392","display_name":"Harry Wagstaff","orcid":"https://orcid.org/0000-0002-2079-8596"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Harry Wagstaff","raw_affiliation_strings":["University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070407969","display_name":"Bj\u00f6rn Franke","orcid":"https://orcid.org/0000-0002-1219-8523"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bj\u00f6rn Franke","raw_affiliation_strings":["University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.2241,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.34085115,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.9556400775909424},{"id":"https://openalex.org/keywords/interrupt-handler","display_name":"Interrupt handler","score":0.8446825742721558},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8443735837936401},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6796047687530518},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.63213050365448},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5568281412124634},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5383651256561279},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.504902184009552},{"id":"https://openalex.org/keywords/binary-translation","display_name":"Binary translation","score":0.46506455540657043},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.42179185152053833},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3991577923297882},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3978148102760315},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1161683201789856}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.9556400775909424},{"id":"https://openalex.org/C28533478","wikidata":"https://www.wikidata.org/wiki/Q1541162","display_name":"Interrupt handler","level":4,"score":0.8446825742721558},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8443735837936401},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6796047687530518},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.63213050365448},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5568281412124634},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5383651256561279},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.504902184009552},{"id":"https://openalex.org/C2778971978","wikidata":"https://www.wikidata.org/wiki/Q2287075","display_name":"Binary translation","level":3,"score":0.46506455540657043},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.42179185152053833},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3991577923297882},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3978148102760315},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1161683201789856},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/2907950.2907953","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2907950.2907953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, Tools, and Theory for Embedded Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:research-repository.st-andrews.ac.uk:10023/24314","is_oa":true,"landing_page_url":"https://hdl.handle.net/10023/24314","pdf_url":"https://research-repository.st-andrews.ac.uk/bitstream/10023/24314/1/Spink_et_al_2016_Efficient_Asynchronous_Iterrupt.pdf","source":{"id":"https://openalex.org/S4306400230","display_name":"St Andrews Research Repository (St Andrews Research Repository)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I16835326","host_organization_name":"University of St Andrews","host_organization_lineage":["https://openalex.org/I16835326"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference item"},{"id":"pmh:oai:pure.ed.ac.uk:openaire/e6a0f611-131d-4ad9-bfc7-5321d50213f7","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/e6a0f611-131d-4ad9-bfc7-5321d50213f7","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Spink, T, Wagstaff, H & Franke, B 2016, Efficient Asynchronous Interrupt Handling in a Full-System Instruction Set Simulator. in LCTES 2016 Proceedings of the 17th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, Tools, and Theory for Embedded Systems. pp. 1-10, 17th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, Tools, and Theory for Embedded Systems, Santa Barbara, California, United States, 13/06/16. https://doi.org/10.1145/2907950.2907953","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.ed.ac.uk:publications/e6a0f611-131d-4ad9-bfc7-5321d50213f7","is_oa":false,"landing_page_url":"http://dl.acm.org/citation.cfm?id=2907953","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:research-repository.st-andrews.ac.uk:10023/24314","is_oa":true,"landing_page_url":"https://hdl.handle.net/10023/24314","pdf_url":"https://research-repository.st-andrews.ac.uk/bitstream/10023/24314/1/Spink_et_al_2016_Efficient_Asynchronous_Iterrupt.pdf","source":{"id":"https://openalex.org/S4306400230","display_name":"St Andrews Research Repository (St Andrews Research Repository)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I16835326","host_organization_name":"University of St Andrews","host_organization_lineage":["https://openalex.org/I16835326"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference item"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2342500260.pdf"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W1522250664","https://openalex.org/W1971739358","https://openalex.org/W1983899098","https://openalex.org/W2000409326","https://openalex.org/W2015659026","https://openalex.org/W2031487553","https://openalex.org/W2036853599","https://openalex.org/W2037504187","https://openalex.org/W2045566952","https://openalex.org/W2063884320","https://openalex.org/W2070745908","https://openalex.org/W2082806890","https://openalex.org/W2096218937","https://openalex.org/W2118382442","https://openalex.org/W2120635877","https://openalex.org/W2134559770","https://openalex.org/W2138146350","https://openalex.org/W2147657366","https://openalex.org/W2153185479","https://openalex.org/W2155104856","https://openalex.org/W2161522487","https://openalex.org/W2165376131","https://openalex.org/W2401610261","https://openalex.org/W3162397251","https://openalex.org/W4210896998","https://openalex.org/W4388744157","https://openalex.org/W6644040475","https://openalex.org/W6678077968"],"related_works":["https://openalex.org/W2391783641","https://openalex.org/W3022243336","https://openalex.org/W4243198198","https://openalex.org/W2505033426","https://openalex.org/W4231875098","https://openalex.org/W2109690896","https://openalex.org/W2193907850","https://openalex.org/W2342500260","https://openalex.org/W2997015378","https://openalex.org/W4286284868"],"abstract_inverted_index":{"Instruction":[0],"set":[1],"simulators":[2],"(ISS)":[3],"have":[4,157],"many":[5],"uses":[6],"in":[7,107,161],"embedded":[8],"software":[9],"and":[10,13,50,61,144,191],"hardware":[11],"development":[12],"are":[14,29,137],"typically":[15],"based":[16],"on":[17],"dynamic":[18,88,180],"binary":[19,89],"translation":[20],"(DBT),":[21],"where":[22],"frequently":[23],"executed":[24],"regions":[25,112],"of":[26,44,67,79,110,132,153,179,194],"guest":[27],"instructions":[28,33],"compiled":[30,145],"into":[31,85],"host":[32],"using":[34,165],"a":[35,74,86,166],"just-in-time":[36],"(JIT)":[37],"compiler.":[38],"Full-system":[39],"simulation,":[40],"which":[41,82],"necessitates":[42],"handling":[43,78,101,123],"asynchronous":[45,80],"interrupts":[46],"from":[47,63],"e.g.":[48],"timers":[49],"I/O":[51,196],"devices,":[52],"complicates":[53],"matters":[54],"as":[55,127],"control":[56,114],"flow":[57,115],"is":[58,97,102,125],"interrupted":[59],"unpredictably":[60],"diverted":[62],"the":[64,108,130,141,151,177],"current":[65],"region":[66],"code.":[68],"In":[69],"this":[70],"paper":[71],"we":[72,128],"present":[73],"novel":[75],"scheme":[76,96,124,160],"for":[77],"interrupts,":[81],"integrates":[83],"seamlessly":[84],"region-based":[87,167],"translator.":[90],"We":[91,117,156,171],"first":[92],"show":[93],"that":[94,119,173],"our":[95,120,154,159,174],"correct,":[98],"i.e.":[99],"interrupt":[100,122,181,186],"not":[103],"deferred":[104],"indefinitely,":[105],"even":[106],"presence":[109],"code":[111],"comprising":[113],"loops.":[116],"demonstrate":[118,172],"new":[121],"efficient":[126],"minimise":[129],"number":[131,178],"inserted":[133],"checks.":[134],"Interrupt":[135],"handlers":[136],"also":[138],"presented":[139],"to":[140,146],"JIT":[142,168],"compiler":[143],"native":[147],"code,":[148],"further":[149],"enhancing":[150],"performance":[152],"system.":[155],"evaluated":[158],"an":[162,195],"ARM":[163],"simulator":[164],"compilation":[169],"strategy.":[170],"solution":[175],"reduces":[176,185],"checks":[182],"by":[183,189,199],"73%,":[184],"service":[187],"latency":[188],"26%":[190],"improves":[192],"throughput":[193],"bound":[197],"workload":[198],"7%,":[200],"over":[201],"traditional":[202],"per-block":[203],"schemes.":[204]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-30T17:31:21.811387","created_date":"2025-10-10T00:00:00"}