{"id":"https://openalex.org/W2397971382","doi":"https://doi.org/10.1145/2905366","title":"State Assignment and Optimization of Ultra-High-Speed FSMs Utilizing Tristate Buffers","display_name":"State Assignment and Optimization of Ultra-High-Speed FSMs Utilizing Tristate Buffers","publication_year":2016,"publication_date":"2016-05-27","ids":{"openalex":"https://openalex.org/W2397971382","doi":"https://doi.org/10.1145/2905366","mag":"2397971382"},"language":"en","primary_location":{"id":"doi:10.1145/2905366","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2905366","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018935468","display_name":"Robert Czerwi\u0144ski","orcid":"https://orcid.org/0000-0002-1550-5488"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Robert Czerwinski","raw_affiliation_strings":["Silesian University of Technology, Gliwice, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040131766","display_name":"Dariusz Kania","orcid":"https://orcid.org/0000-0002-3677-9939"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Dariusz Kania","raw_affiliation_strings":["Silesian University of Technology, Gliwice, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I119004910"],"apc_list":null,"apc_paid":null,"fwci":0.5346,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69212821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"22","issue":"1","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6871696710586548},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5826457142829895},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.566167950630188},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.5369574427604675},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5242943167686462},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4910414218902588},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.48395612835884094},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4819469451904297},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4812054932117462},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.46558892726898193},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46554362773895264},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4501962661743164},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4451095163822174},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.42425358295440674},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.35792776942253113},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23154175281524658},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.22012415528297424},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19880729913711548}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6871696710586548},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5826457142829895},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.566167950630188},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5369574427604675},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5242943167686462},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4910414218902588},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.48395612835884094},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4819469451904297},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4812054932117462},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.46558892726898193},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46554362773895264},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4501962661743164},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4451095163822174},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.42425358295440674},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.35792776942253113},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23154175281524658},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.22012415528297424},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19880729913711548},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2905366","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2905366","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.6000000238418579,"display_name":"Peace, Justice and strong institutions"}],"awards":[{"id":"https://openalex.org/G907421084","display_name":null,"funder_award_id":"8686/E-367/S/2015","funder_id":"https://openalex.org/F4320327494","funder_display_name":"Ministry of Science and Higher Education of the Russian Federation"}],"funders":[{"id":"https://openalex.org/F4320327494","display_name":"Ministry of Science and Higher Education of the Russian Federation","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W626514594","https://openalex.org/W1412797571","https://openalex.org/W1511688816","https://openalex.org/W1549045376","https://openalex.org/W1968486956","https://openalex.org/W2004971891","https://openalex.org/W2010935983","https://openalex.org/W2018094844","https://openalex.org/W2025013117","https://openalex.org/W2025851490","https://openalex.org/W2046253675","https://openalex.org/W2049029312","https://openalex.org/W2060429446","https://openalex.org/W2068422506","https://openalex.org/W2082909013","https://openalex.org/W2090653668","https://openalex.org/W2093241646","https://openalex.org/W2105761964","https://openalex.org/W2108166249","https://openalex.org/W2109097182","https://openalex.org/W2112372316","https://openalex.org/W2115763742","https://openalex.org/W2123905227","https://openalex.org/W2127434751","https://openalex.org/W2127946448","https://openalex.org/W2129183345","https://openalex.org/W2143784182","https://openalex.org/W2146904951","https://openalex.org/W2153819398","https://openalex.org/W2335478831","https://openalex.org/W4243709749","https://openalex.org/W4253231658"],"related_works":["https://openalex.org/W3105918491","https://openalex.org/W2143149297","https://openalex.org/W818963952","https://openalex.org/W2139569078","https://openalex.org/W2197466303","https://openalex.org/W2135636985","https://openalex.org/W2187918628","https://openalex.org/W4239388060","https://openalex.org/W2972060505","https://openalex.org/W1824890374"],"abstract_inverted_index":{"The":[0,8,46,60,70,85,127,167],"logic":[1,44,68,138,155,186],"synthesis":[2],"of":[3,28,38,55,63,111,135,148,161],"ultra-high-speed":[4],"FSMs":[5,112],"is":[6,11,23,49,67,73,88,129],"presented.":[7],"state":[9,47,116,175],"assignment":[10,48,117,176],"based":[12,50,74],"on":[13,51,75],"a":[14,52,81,174],"well-known":[15],"method":[16,72,128,169],"that":[17,93],"uses":[18],"output":[19,109],"vectors.":[20],"This":[21,98],"technique":[22,99],"adjusted":[24],"to":[25,89,104,131,184],"include":[26],"elements":[27],"two-level":[29],"minimization":[30],"and":[31,118,122,157,164,173],"takes":[32],"into":[33],"account":[34],"the":[35,42,56,64,95,108,146,149,150],"limited":[36],"number":[37],"terms":[39],"contained":[40],"in":[41],"programmable-AND/fixed-OR":[43],"cell.":[45],"special":[53],"form":[54],"binary":[57,177],"decision":[58,178],"tree.":[59],"second":[61],"phase":[62],"FSM":[65,83],"design":[66],"optimization.":[69],"optimization":[71,119,168],"tristate":[76,96,171],"buffers,":[77],"thus":[78],"making":[79],"possible":[80],"one-logic-level":[82],"structure.":[84],"key":[86],"point":[87],"search":[90],"partition":[91],"variables":[92],"control":[94],"buffers.":[97],"can":[100,180],"also":[101],"be":[102,181],"applied":[103,183],"combinational":[105],"circuits":[106],"or":[107],"block":[110],"only.":[113],"Algorithms":[114],"for":[115],"are":[120],"presented":[121],"richly":[123],"illustrated":[124],"by":[125],"examples.":[126],"dedicated":[130],"using":[132,170],"specific":[133],"features":[134],"complex":[136],"programmable":[137],"devices.":[139],"Experimental":[140],"results":[141],"prove":[142],"its":[143],"effectiveness":[144],"(e.g.,":[145],"implementation":[147],"16-bit":[151],"counter":[152],"requires":[153],"136":[154],"cells":[156,163],"one-logic-cell":[158],"level":[159],"instead":[160],"213":[162],"four":[165],"levels).":[166],"buffers":[172],"tree":[179],"directly":[182],"FPGA-dedicated":[185],"synthesis.":[187]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}