{"id":"https://openalex.org/W2513885480","doi":"https://doi.org/10.1145/2905055.2905325","title":"Simulation of Digital Signal Processor-FFT for Communication System Applications","display_name":"Simulation of Digital Signal Processor-FFT for Communication System Applications","publication_year":2016,"publication_date":"2016-03-04","ids":{"openalex":"https://openalex.org/W2513885480","doi":"https://doi.org/10.1145/2905055.2905325","mag":"2513885480"},"language":"en","primary_location":{"id":"doi:10.1145/2905055.2905325","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2905055.2905325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Conference on Information and Communication Technology for Competitive Strategies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111980656","display_name":"Prasad A. Kulkarni","orcid":null},"institutions":[{"id":"https://openalex.org/I132157868","display_name":"Dr. Babasaheb Ambedkar Technological University","ror":"https://ror.org/05tc4vc39","country_code":"IN","type":"education","lineage":["https://openalex.org/I132157868"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Prasad Kulkarni","raw_affiliation_strings":["Babasaheb Gawde Institute of Technology, Mumbai, India"],"affiliations":[{"raw_affiliation_string":"Babasaheb Gawde Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I132157868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081263504","display_name":"Balaji G. Hogade","orcid":"https://orcid.org/0000-0001-7887-227X"},"institutions":[{"id":"https://openalex.org/I4210098157","display_name":"Terna Dental College and Hospital","ror":"https://ror.org/00vtmxd94","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210098157"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. G. Hogade","raw_affiliation_strings":["Terna Engineering College, Navi Mumbai, India"],"affiliations":[{"raw_affiliation_string":"Terna Engineering College, Navi Mumbai, India","institution_ids":["https://openalex.org/I4210098157"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046949751","display_name":"Vidula Kulkarni","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vidula Kulkarni","raw_affiliation_strings":["Sanpada College of Commerce and Technology, Navi Mumbai, India"],"affiliations":[{"raw_affiliation_string":"Sanpada College of Commerce and Technology, Navi Mumbai, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111980656"],"corresponding_institution_ids":["https://openalex.org/I132157868"],"apc_list":null,"apc_paid":null,"fwci":0.2522,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52983208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8035316467285156},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7842078804969788},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6634347438812256},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6543901562690735},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.6386094689369202},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5169795751571655},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.42701002955436707},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36738264560699463},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3591167628765106},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2722911238670349}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8035316467285156},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7842078804969788},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6634347438812256},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6543901562690735},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.6386094689369202},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5169795751571655},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.42701002955436707},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36738264560699463},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3591167628765106},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2722911238670349},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2905055.2905325","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2905055.2905325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Conference on Information and Communication Technology for Competitive Strategies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W58116142","https://openalex.org/W1578812358","https://openalex.org/W1592618590","https://openalex.org/W1969726734","https://openalex.org/W1970102347","https://openalex.org/W1999683385","https://openalex.org/W2058167130","https://openalex.org/W2082275189","https://openalex.org/W2085056624","https://openalex.org/W2092947404","https://openalex.org/W2101767850","https://openalex.org/W2108434926","https://openalex.org/W2111421843","https://openalex.org/W2114226430","https://openalex.org/W2148951605","https://openalex.org/W2151481026","https://openalex.org/W2169029575","https://openalex.org/W2171596107","https://openalex.org/W2993766674","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1556297113","https://openalex.org/W1927072911","https://openalex.org/W2364243492","https://openalex.org/W2352569066","https://openalex.org/W3011743605","https://openalex.org/W2351814024","https://openalex.org/W2106994312","https://openalex.org/W2128041952","https://openalex.org/W2037164307","https://openalex.org/W2376013550"],"abstract_inverted_index":{"The":[0,12,42,60],"Fast":[1],"Fourier":[2],"Transformation":[3],"(FFT)":[4],"is":[5,15],"widely":[6],"used":[7],"in":[8,79],"communication":[9,40],"systems":[10],"applications.":[11,41],"FFT":[13,37,78],"operation":[14],"performed":[16],"by":[17],"Digital":[18,28],"signal":[19,29],"processor":[20,43,61],"(DSP).":[21],"This":[22],"paper":[23],"presents":[24],"the":[25,36,73],"architecture":[26,70],"of":[27],"processors":[30],"designed":[31],"using":[32],"VHDL":[33],"to":[34],"compute":[35],"suitable":[38],"for":[39],"has":[44,62],"32":[45],"bit":[46],"address":[47],"and":[48,57],"data":[49],"bus,":[50],"on":[51],"chip":[52],"dual":[53],"Port":[54],"RAM,":[55],"ROM":[56],"serial":[58],"transceiver.":[59],"special":[63],"instruction":[64],"set":[65],"i.e.":[66],"Special":[67],"Instruction,":[68],"Harvard":[69],"which":[71],"computes":[72],"radix":[74],"-2,":[75],"8":[76],"Point":[77],"39.3ns.":[80]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}