{"id":"https://openalex.org/W2516062122","doi":"https://doi.org/10.1145/2905055.2905073","title":"Leakage Power Reduction Technique by using FinFET Technology","display_name":"Leakage Power Reduction Technique by using FinFET Technology","publication_year":2016,"publication_date":"2016-03-04","ids":{"openalex":"https://openalex.org/W2516062122","doi":"https://doi.org/10.1145/2905055.2905073","mag":"2516062122"},"language":"en","primary_location":{"id":"doi:10.1145/2905055.2905073","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2905055.2905073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Conference on Information and Communication Technology for Competitive Strategies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019230725","display_name":"Ajay Kumar Dadoria","orcid":"https://orcid.org/0000-0002-2947-8257"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"education","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ajay Kumar Dadoria","raw_affiliation_strings":["Department of electronics and communication, Maulana Azad National Institute of Technology, Bhopal, India"],"affiliations":[{"raw_affiliation_string":"Department of electronics and communication, Maulana Azad National Institute of Technology, Bhopal, India","institution_ids":["https://openalex.org/I91277730"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083830820","display_name":"Kavita Khare","orcid":"https://orcid.org/0000-0002-7704-7646"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"education","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kavita Khare","raw_affiliation_strings":["Department of electronics and communication, Maulana Azad National Institute of Technology, Bhopal, India"],"affiliations":[{"raw_affiliation_string":"Department of electronics and communication, Maulana Azad National Institute of Technology, Bhopal, India","institution_ids":["https://openalex.org/I91277730"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101927093","display_name":"Rahul Singh","orcid":"https://orcid.org/0000-0001-5350-5588"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"education","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. P. Singh","raw_affiliation_strings":["Department of electronics and communication, Maulana Azad National Institute of Technology, Bhopal, India"],"affiliations":[{"raw_affiliation_string":"Department of electronics and communication, Maulana Azad National Institute of Technology, Bhopal, India","institution_ids":["https://openalex.org/I91277730"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019230725"],"corresponding_institution_ids":["https://openalex.org/I91277730"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57689977,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.7256064414978027},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.597559928894043},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5718121528625488},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.5609754920005798},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5475949645042419},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5435783863067627},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.5044840574264526},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4961410462856293},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.492093026638031},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4728572368621826},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4655737578868866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4264543056488037},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.41696077585220337},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.37577158212661743},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.321394681930542},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.2829614281654358},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11253494024276733},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.09249553084373474}],"concepts":[{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.7256064414978027},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.597559928894043},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5718121528625488},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.5609754920005798},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5475949645042419},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5435783863067627},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.5044840574264526},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4961410462856293},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.492093026638031},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4728572368621826},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4655737578868866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4264543056488037},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.41696077585220337},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.37577158212661743},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.321394681930542},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.2829614281654358},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11253494024276733},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.09249553084373474},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2905055.2905073","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2905055.2905073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Conference on Information and Communication Technology for Competitive Strategies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W142327980","https://openalex.org/W1489111899","https://openalex.org/W1985055077","https://openalex.org/W2043391515","https://openalex.org/W2055884840","https://openalex.org/W2062030484","https://openalex.org/W2106371376","https://openalex.org/W2109894295","https://openalex.org/W2135818056","https://openalex.org/W2140541049","https://openalex.org/W2149515435","https://openalex.org/W2158932653","https://openalex.org/W2294398660"],"related_works":["https://openalex.org/W4231158717","https://openalex.org/W2059009651","https://openalex.org/W3174071739","https://openalex.org/W2150513440","https://openalex.org/W4254482168","https://openalex.org/W18274992","https://openalex.org/W2098328611","https://openalex.org/W2100009051","https://openalex.org/W2168226525","https://openalex.org/W2025555754"],"abstract_inverted_index":{"Deep":[0],"Sub":[1],"Micron":[2],"(DSM)":[3],"technology":[4,106,115],"demands":[5],"for":[6,81],"lower":[7],"supply":[8],"voltage,":[9],"reduced":[10],"threshold":[11],"voltage":[12],"and":[13,63,85,125],"high":[14,82],"transistor":[15],"density":[16],"which":[17,44,58,101],"leads":[18],"to":[19],"exponentially":[20,64],"increase":[21],"in":[22,28,78,90,104,141],"leakage":[23,67],"power":[24,88,133],"when":[25],"circuit":[26,100],"is":[27,42,102],"standby":[29],"mode.":[30,143],"To":[31],"overcome":[32],"from":[33],"this":[34,70],"situation":[35],"Double":[36],"Gate":[37],"(DG)":[38],"device":[39],"like":[40],"FinFET":[41,77,105],"used":[43],"have":[45,97],"good":[46],"control":[47],"over":[48],"the":[49,66,74],"thin":[50],"silicon":[51],"fins":[52],"with":[53,118],"two":[54],"tightly":[55],"coupled":[56],"gate,":[57],"mitigate":[59],"shorter":[60],"channel":[61],"effect":[62],"reduces":[65],"current.":[68],"In":[69],"paper":[71],"we":[72,130],"utilize":[73],"property":[75],"of":[76,87],"domino":[79,93],"logic,":[80],"speed":[83],"operation":[84],"reduction":[86],"consumption":[89],"large":[91],"fan-in":[92],"OR":[94,128],"logic.":[95],"We":[96],"proposed":[98],"a":[99],"simulated":[103],"by":[107],"BISM4":[108],"model":[109],"using":[110],"HSPICE":[111],"at":[112,116,120],"32nm":[113],"process":[114],"250C":[117],"CL=1pF":[119],"100MHz":[121],"frequency.":[122],"For":[123,144],"8":[124],"16":[126],"input":[127],"gate":[129],"save":[131],"average":[132],"11.5%,11.39%":[134],"SFLD,":[135,149],"22.97%,":[136],"18.12%":[137],"HSD,":[138,152],"30.90%,34.57%":[139],"CKD":[140,155],"SP":[142],"LP":[145],"mode":[146],"11.26%,":[147],"15.78%":[148],"19.74%,":[150],"17.94%":[151],"45.23%,":[153],"34.69%":[154],"respectively.":[156]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}