{"id":"https://openalex.org/W2371584819","doi":"https://doi.org/10.1145/2902961.2903033","title":"Extracting Designs of Secure IPs Using FPGA CAD Tools","display_name":"Extracting Designs of Secure IPs Using FPGA CAD Tools","publication_year":2016,"publication_date":"2016-05-13","ids":{"openalex":"https://openalex.org/W2371584819","doi":"https://doi.org/10.1145/2902961.2903033","mag":"2371584819"},"language":"en","primary_location":{"id":"doi:10.1145/2902961.2903033","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2903033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042081906","display_name":"Vincent Mirian","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Vincent Mirian","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035437657","display_name":"Paul Chow","orcid":"https://orcid.org/0000-0002-0523-7117"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Paul Chow","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042081906"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.6307,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65760767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"293","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9787999987602234,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/competitor-analysis","display_name":"Competitor analysis","score":0.8547115325927734},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7095781564712524},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.6912893652915955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5303866267204285},{"id":"https://openalex.org/keywords/reverse-engineering","display_name":"Reverse engineering","score":0.5200190544128418},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4940800964832306},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.3057236671447754},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27798107266426086},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2576747536659241},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.14742505550384521},{"id":"https://openalex.org/keywords/marketing","display_name":"Marketing","score":0.14156895875930786},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10741943120956421}],"concepts":[{"id":"https://openalex.org/C127576917","wikidata":"https://www.wikidata.org/wiki/Q624630","display_name":"Competitor analysis","level":2,"score":0.8547115325927734},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7095781564712524},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.6912893652915955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5303866267204285},{"id":"https://openalex.org/C207850805","wikidata":"https://www.wikidata.org/wiki/Q269608","display_name":"Reverse engineering","level":2,"score":0.5200190544128418},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4940800964832306},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.3057236671447754},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27798107266426086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2576747536659241},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.14742505550384521},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.14156895875930786},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10741943120956421},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2902961.2903033","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2903033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1580624776","https://openalex.org/W1984615415","https://openalex.org/W2012725064","https://openalex.org/W2018055497","https://openalex.org/W2134267152","https://openalex.org/W2171734454"],"related_works":["https://openalex.org/W2358804928","https://openalex.org/W4225710828","https://openalex.org/W1998528887","https://openalex.org/W2965538880","https://openalex.org/W2143282039","https://openalex.org/W2528370785","https://openalex.org/W4200335562","https://openalex.org/W2861933770","https://openalex.org/W2361145238","https://openalex.org/W2382901435"],"abstract_inverted_index":{"In":[0],"today's":[1],"competitive":[2],"market,":[3],"a":[4,22,25],"company's":[5],"success":[6],"is":[7],"strongly":[8],"dependent":[9],"on":[10],"delivering":[11],"sophisticated":[12],"and":[13],"state-of-the-art":[14],"IPs":[15],"prior":[16],"to":[17,29],"their":[18,34],"competitors.":[19],"To":[20],"take":[21],"short":[23],"cut,":[24],"company":[26],"may":[27],"resort":[28],"reverse":[30],"engineering":[31],"or":[32],"pirating":[33],"competitor's":[35],"IP.":[36]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}