{"id":"https://openalex.org/W2366739494","doi":"https://doi.org/10.1145/2902961.2903026","title":"Hardware-Accelerated Software Library Drivers Generation for IP-Centric SoC Designs","display_name":"Hardware-Accelerated Software Library Drivers Generation for IP-Centric SoC Designs","publication_year":2016,"publication_date":"2016-05-13","ids":{"openalex":"https://openalex.org/W2366739494","doi":"https://doi.org/10.1145/2902961.2903026","mag":"2366739494"},"language":"en","primary_location":{"id":"doi:10.1145/2902961.2903026","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2903026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036405378","display_name":"Munish Jassi","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Munish Jassi","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009492521","display_name":"Uzair Sharif","orcid":"https://orcid.org/0000-0001-7750-1223"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Uzair Sharif","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011419637","display_name":"Daniel Mueller-Gritschneder","orcid":"https://orcid.org/0000-0003-0903-631X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel M\u00fcller-Gritschneder","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036405378"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03559075,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6887751221656799},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6530614495277405},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5910710692405701},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5599768161773682},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4867846667766571},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4733355641365051},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44895681738853455},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4428115487098694},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.41879719495773315},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38968467712402344},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3371819853782654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15503397583961487}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6887751221656799},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6530614495277405},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5910710692405701},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5599768161773682},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4867846667766571},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4733355641365051},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44895681738853455},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4428115487098694},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.41879719495773315},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38968467712402344},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3371819853782654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15503397583961487},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2902961.2903026","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2903026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W584910913","https://openalex.org/W1980328920","https://openalex.org/W2014497214","https://openalex.org/W2019344485","https://openalex.org/W2025149041","https://openalex.org/W2037777200","https://openalex.org/W2038368273","https://openalex.org/W2053126730","https://openalex.org/W2098416053","https://openalex.org/W2127914018","https://openalex.org/W2146391090","https://openalex.org/W2171212813","https://openalex.org/W2296514843","https://openalex.org/W4206122868","https://openalex.org/W4255446965"],"related_works":["https://openalex.org/W4313341326","https://openalex.org/W2129678152","https://openalex.org/W1508156141","https://openalex.org/W3151435834","https://openalex.org/W2057268231","https://openalex.org/W2001877200","https://openalex.org/W2171872191","https://openalex.org/W2169666835","https://openalex.org/W2576551918","https://openalex.org/W2126751824"],"abstract_inverted_index":{"In":[0,60,210],"recent":[1],"years,":[2],"the":[3,37,46,49,55,95,100,103,110,115,119,123,132,136,140,144,147,159,166,178,190,208],"semiconductor":[4],"industry":[5],"has":[6],"been":[7],"witnessing":[8],"an":[9,33,229],"increasing":[10,34],"reuse":[11],"of":[12,127,131,169],"hardware":[13,104],"IPs":[14,170],"for":[15,68,74,176,180,222],"System-on-Chip":[16],"(SoC)":[17],"designs":[18],"and":[19,71,82,125,171,185,204,234],"embedded":[20],"computing":[21],"systems":[22],"on":[23,88,237],"FPGA":[24],"platforms":[25],"with":[26,32,150,235],"hard-core":[27],"processors.":[28],"The":[29,41,162],"IP-reuse":[30,57],"comes":[31],"complexity":[35],"at":[36],"hardware-software":[38],"(HW-SW)":[39],"interface.":[40],"efforts":[42],"required":[43],"to":[44,80,99,121,143,158,228],"access":[45,122,156],"HW":[47,167],"through":[48],"increasingly":[50],"complex":[51],"HW-SW":[52],"interface":[53,152],"diminishes":[54],"potential":[56],"productivity":[58],"gain.":[59],"our":[61,217],"work,":[62],"we":[63,214],"are":[64,109,118,135,195],"proposing":[65],"hierarchical":[66],"drivers":[67,120,163,179,194,205],"accessing":[69],"IP-subsystems":[70,137,172],"its":[72],"generation":[73],"enabling":[75],"easier":[76],"SW":[77,92,151,160],"application":[78,226],"adaptation":[79],"HW-changes":[81],"faster":[83],"design":[84],"space":[85],"exploration":[86],"(DSE)":[87],"a":[89,211,223],"targeted":[90,227],"HW-accelerated":[91],"libraries.":[93],"At":[94,114,139],"lowest":[96],"level,":[97],"closest":[98,142],"HW,":[101],"is":[102,146],"abstraction":[105],"layer":[106,117],"(HAL),":[107],"these":[108],"platform-specific":[111],"register-access":[112],"drivers.":[113,138],"next":[116],"registers":[124],"bit-fields":[126],"each":[128],"IP":[129],"component":[130],"IP-library.":[133],"Next":[134],"top-layer,":[141],"SW,":[145],"simple":[148],"scheduler":[149],"library":[153],"that":[154],"provides":[155],"functions":[157],"application.":[161],"generator":[164],"uses":[165],"knowledge":[168],"encoded":[173],"in":[174,207],"IP-XACT":[175],"generating":[177],"both":[181,231],"operating":[182],"system":[183],"(OS)":[184],"non-OS":[186,233],"based":[187],"applications.":[188],"For":[189],"OS-based":[191],"applications,":[192],"user-space":[193],"generated,":[196],"as":[197,199,232],"well":[198],"device":[200],"tree":[201],"source":[202],"(DTS)":[203],"mapping":[206],"kernel-space.":[209],"case":[212],"study,":[213],"have":[215],"validated":[216],"methodology":[218],"while":[219],"performing":[220],"DSE":[221],"video":[224],"processing":[225],"IP-library,":[230],"OS":[236],"Xilinx":[238],"Zynq-based":[239],"FPGA.":[240]},"counts_by_year":[],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}