{"id":"https://openalex.org/W2386615278","doi":"https://doi.org/10.1145/2902961.2903025","title":"Modular Placement for Interposer based Multi-FPGA Systems","display_name":"Modular Placement for Interposer based Multi-FPGA Systems","publication_year":2016,"publication_date":"2016-05-13","ids":{"openalex":"https://openalex.org/W2386615278","doi":"https://doi.org/10.1145/2902961.2903025","mag":"2386615278"},"language":"en","primary_location":{"id":"doi:10.1145/2902961.2903025","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2903025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035078935","display_name":"Fubing Mao","orcid":"https://orcid.org/0000-0003-2589-0073"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Fubing Mao","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061515087","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-7622-6714"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Hong Kong University of Science and Technology, Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100778549","display_name":"Bo Feng","orcid":"https://orcid.org/0000-0001-5072-2288"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Feng","raw_affiliation_strings":["Tsinghua University, BeiJing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, BeiJing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039946576","display_name":"Bingsheng He","orcid":"https://orcid.org/0000-0001-8618-4581"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bingsheng He","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102025379","display_name":"Yuchun Ma","orcid":"https://orcid.org/0000-0003-3160-6681"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuchun Ma","raw_affiliation_strings":["Department of Computer Science and Technology, BeiJing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, BeiJing, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5035078935"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.5513,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.6993013,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.8874741196632385},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8251110315322876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7224643230438232},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6848224997520447},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6562354564666748},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5199066996574402},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.5150482654571533},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43945345282554626},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.43271711468696594},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38711366057395935},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15050813555717468},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.11132031679153442}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.8874741196632385},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8251110315322876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7224643230438232},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6848224997520447},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6562354564666748},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5199066996574402},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.5150482654571533},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43945345282554626},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.43271711468696594},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38711366057395935},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15050813555717468},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.11132031679153442},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2902961.2903025","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2903025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-78495","is_oa":false,"landing_page_url":"https://repository.hkust.edu.hk/ir/Record/1783.1-78495","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G5995590487","display_name":null,"funder_award_id":"MOE2012-T2-1-126","funder_id":"https://openalex.org/F4320321408","funder_display_name":"Ministry of Education"}],"funders":[{"id":"https://openalex.org/F4320321026","display_name":"Ministry of Earth Sciences","ror":"https://ror.org/013cf5k59"},{"id":"https://openalex.org/F4320321408","display_name":"Ministry of Education","ror":"https://ror.org/01p262204"},{"id":"https://openalex.org/F4320322724","display_name":"Ministry of Education, India","ror":"https://ror.org/048xjjh50"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1972007088","https://openalex.org/W1972459723","https://openalex.org/W1974057907","https://openalex.org/W1981519894","https://openalex.org/W2034729118","https://openalex.org/W2037091439","https://openalex.org/W2050456603","https://openalex.org/W2059801792","https://openalex.org/W2064449682","https://openalex.org/W2095998827","https://openalex.org/W2106812271","https://openalex.org/W2107928459","https://openalex.org/W2109826730","https://openalex.org/W2119367840","https://openalex.org/W2120970098","https://openalex.org/W2125290282","https://openalex.org/W2135221408","https://openalex.org/W2137955810","https://openalex.org/W2138383740","https://openalex.org/W2144473140","https://openalex.org/W2150815183","https://openalex.org/W2151761824","https://openalex.org/W2154854069","https://openalex.org/W2156543482","https://openalex.org/W2159108520","https://openalex.org/W2168938583","https://openalex.org/W3145199670"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W2205502757","https://openalex.org/W2235483886","https://openalex.org/W2528892790","https://openalex.org/W2117988687","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Novel":[0],"device":[1],"with":[2],"multiple":[3,78],"FPGAs":[4],"on-chip":[5],"based":[6,63],"on":[7,30,64,77],"interposer":[8],"interconnection":[9],"has":[10],"emerged":[11],"to":[12],"resolve":[13],"the":[14,19,28,39,43,55,72],"IOs":[15],"limit":[16],"and":[17,46],"improve":[18],"inter-FPGA":[20],"communication":[21],"delay.":[22],"However,":[23],"new":[24],"challenges":[25],"arise":[26],"for":[27,42,49,71],"placement":[29,56,67,73],"such":[31],"architecture.":[32],"Firstly,":[33],"existing":[34],"work":[35,60],"does":[36],"not":[37],"consider":[38],"detailed":[40],"models":[41],"path":[44],"wirelength":[45],"delay":[47],"estimation":[48],"interposer,":[50],"which":[51,68],"may":[52],"significantly":[53],"affect":[54],"quality.":[57],"Secondly,":[58],"previous":[59],"is":[61,69],"mostly":[62],"traditional":[65],"tile-based":[66],"slow":[70],"of":[74],"large":[75],"design":[76],"FPGAs.":[79]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}