{"id":"https://openalex.org/W2361241452","doi":"https://doi.org/10.1145/2902961.2903010","title":"A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors","display_name":"A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors","publication_year":2016,"publication_date":"2016-05-13","ids":{"openalex":"https://openalex.org/W2361241452","doi":"https://doi.org/10.1145/2902961.2903010","mag":"2361241452"},"language":"en","primary_location":{"id":"doi:10.1145/2902961.2903010","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2903010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052539927","display_name":"\u0391\u03bd\u03b1\u03c3\u03c4\u03ac\u03c3\u03b9\u03bf\u03c2 \u03a8\u03b1\u03c1\u03c1\u03ac\u03c2","orcid":"https://orcid.org/0000-0001-6151-9242"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Anastasios Psarras","raw_affiliation_strings":["Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100435070","display_name":"Jung\u00adhee Lee","orcid":"https://orcid.org/0000-0003-0733-0136"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Junghee Lee","raw_affiliation_strings":["University of Texas at San Antonio, San Antonio, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at San Antonio, San Antonio, USA","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067917827","display_name":"Pavlos M. Mattheakis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pavlos Mattheakis","raw_affiliation_strings":["Mentor Graphics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Grenoble, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Chrysostomos Nicopoulos","raw_affiliation_strings":["University of Cyprus, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074704256","display_name":"Giorgos Dimitrakopoulos","orcid":"https://orcid.org/0000-0003-3688-7865"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Giorgos Dimitrakopoulos","raw_affiliation_strings":["Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5052539927"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":2.6058,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.90413466,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"335","last_page":"340"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.9089477062225342},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6385929584503174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6038864254951477},{"id":"https://openalex.org/keywords/tree-traversal","display_name":"Tree traversal","score":0.5706477165222168},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5530630946159363},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4880472421646118},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47643405199050903},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4702402949333191},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.44479769468307495},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42344918847084045},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35301730036735535},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3527145981788635},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2659471035003662},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.17097949981689453},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15187126398086548},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11108747124671936}],"concepts":[{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.9089477062225342},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6385929584503174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6038864254951477},{"id":"https://openalex.org/C140745168","wikidata":"https://www.wikidata.org/wiki/Q1210082","display_name":"Tree traversal","level":2,"score":0.5706477165222168},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5530630946159363},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4880472421646118},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47643405199050903},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4702402949333191},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.44479769468307495},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42344918847084045},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35301730036735535},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3527145981788635},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2659471035003662},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.17097949981689453},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15187126398086548},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11108747124671936},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2902961.2903010","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2903010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1971571455","https://openalex.org/W1975703516","https://openalex.org/W1990983030","https://openalex.org/W2010301929","https://openalex.org/W2021425055","https://openalex.org/W2023397942","https://openalex.org/W2034826265","https://openalex.org/W2048789167","https://openalex.org/W2085102308","https://openalex.org/W2095314640","https://openalex.org/W2096169320","https://openalex.org/W2096835107","https://openalex.org/W2100605822","https://openalex.org/W2107299528","https://openalex.org/W2109681980","https://openalex.org/W2122337686","https://openalex.org/W2125269644","https://openalex.org/W2126495708","https://openalex.org/W2133819616","https://openalex.org/W2142415447","https://openalex.org/W2149580765","https://openalex.org/W2157225945","https://openalex.org/W2158684546","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W2334976892","https://openalex.org/W6702954440"],"related_works":["https://openalex.org/W2114959296","https://openalex.org/W170547082","https://openalex.org/W2136735429","https://openalex.org/W38346124","https://openalex.org/W2502442966","https://openalex.org/W2138666621","https://openalex.org/W2587876411","https://openalex.org/W2358332176","https://openalex.org/W2383936314","https://openalex.org/W1992771654"],"abstract_inverted_index":{"Technology":[0],"scaling":[1],"of":[2,9,16,88,112],"tiled-based":[3],"CMPs":[4],"reduces":[5],"the":[6,14,24,29,33,41,89,92,102,113,131,154],"physical":[7],"size":[8],"each":[10],"tile":[11,30,42],"and":[12,94,117,149,157],"increases":[13],"number":[15],"tiles":[17],"per":[18],"die.":[19],"This":[20],"trend":[21],"directly":[22],"impacts":[23],"on-chip":[25],"interconnect;":[26],"even":[27],"though":[28],"population":[31],"increases,":[32],"inter-tile":[34,46],"link":[35,55,98,109],"distances":[36],"scale":[37],"down":[38],"proportionally":[39],"to":[40,52,72],"dimensions.":[43],"The":[44],"decreasing":[45],"wire":[47,62],"lengths":[48],"can":[49],"be":[50],"exploited":[51],"enable":[53],"swift":[54],"traversal":[56,99],"between":[57,76],"neighboring":[58],"tiles,":[59],"after":[60],"appropriate":[61],"engineering.":[63],"Building":[64],"on":[65],"this":[66],"premise,":[67],"we":[68],"propose":[69],"a":[70,81,140],"technique":[71],"rapidly":[73],"transfer":[74],"its":[75],"adjacent":[77],"routers":[78],"in":[79,107],"half":[80],"clock":[82,90],"cycle,":[83],"by":[84],"utilizing":[85],"both":[86],"edges":[87],"during":[91],"sending":[93],"receiving":[95],"operations.":[96],"Half-cycle":[97],"enables,":[100],"for":[101],"first":[103],"time,":[104],"substantial":[105],"reductions":[106],"(a)":[108],"power,":[110],"irrespective":[111],"data":[114],"switching":[115],"profile,":[116],"(b)":[118],"buffer":[119],"power":[120,156],"(through":[121],"buffer-size":[122],"reduction),":[123],"without":[124],"incurring":[125],"any":[126],"latency/throughput":[127],"loss.":[128],"In":[129],"fact,":[130],"proposed":[132],"architecture":[133],"also":[134],"yields":[135],"some":[136],"latency":[137,158],"improvements":[138],"over":[139],"baseline":[141],"NoC.":[142],"Detailed":[143],"hardware":[144],"analysis":[145],"using":[146],"placed-and-routed":[147],"designs,":[148],"cycle-accurate":[150],"full-system":[151],"simulations":[152],"corroborate":[153],"significant":[155],"improvements.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}