{"id":"https://openalex.org/W2374231347","doi":"https://doi.org/10.1145/2902961.2903001","title":"Modeling and Study of Two-BDT-Nanostructure based Sequential Logic Circuits","display_name":"Modeling and Study of Two-BDT-Nanostructure based Sequential Logic Circuits","publication_year":2016,"publication_date":"2016-05-13","ids":{"openalex":"https://openalex.org/W2374231347","doi":"https://doi.org/10.1145/2902961.2903001","mag":"2374231347"},"language":"en","primary_location":{"id":"doi:10.1145/2902961.2903001","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2903001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047069951","display_name":"Poorna Marthi","orcid":"https://orcid.org/0000-0002-7379-2702"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Poorna Marthi","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053613568","display_name":"Sheikh Rufsan Reza","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheikh Rufsan Reza","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025681400","display_name":"Nazir Hossain","orcid":"https://orcid.org/0000-0002-6703-4075"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nazir Hossain","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053247245","display_name":"J.\u2010F. Millithaler","orcid":"https://orcid.org/0000-0002-5488-4601"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jean-Fran\u00e7ois Millithaler","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Margala","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, Spain"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, Spain","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008345935","display_name":"I. \u00cd\u00f1iguez-de-la-Torre","orcid":"https://orcid.org/0000-0002-2059-0955"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ignacio I\u00f1iguez-de-la-Torre","raw_affiliation_strings":["Univesidad de Salamanca, Salamanca, USA"],"affiliations":[{"raw_affiliation_string":"Univesidad de Salamanca, Salamanca, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010605777","display_name":"J. Mateos","orcid":"https://orcid.org/0000-0003-4041-7145"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Javier Mateos","raw_affiliation_strings":["Universidad de Salamanca, Salamanca, USA"],"affiliations":[{"raw_affiliation_string":"Universidad de Salamanca, Salamanca, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103270397","display_name":"T. Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-3706-3211"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tom\u00e1s Gonz\u00e1lez","raw_affiliation_strings":["Universidad de Salamanca, Salamanca, USA"],"affiliations":[{"raw_affiliation_string":"Universidad de Salamanca, Salamanca, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5047069951"],"corresponding_institution_ids":["https://openalex.org/I133738476"],"apc_list":null,"apc_paid":null,"fwci":0.2177,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60441267,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"393","last_page":"396"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6535617113113403},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6080043911933899},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5313072204589844},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5163701772689819},{"id":"https://openalex.org/keywords/nanostructure","display_name":"Nanostructure","score":0.5108851790428162},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4971168339252472},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.46575576066970825},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4638092517852783},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.44495171308517456},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41739046573638916},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3193085193634033},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.30953773856163025},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.287853479385376},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.2571834623813629},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21054497361183167},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1171521544456482},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10796070098876953},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08283483982086182}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6535617113113403},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6080043911933899},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5313072204589844},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5163701772689819},{"id":"https://openalex.org/C186187911","wikidata":"https://www.wikidata.org/wiki/Q1093894","display_name":"Nanostructure","level":2,"score":0.5108851790428162},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4971168339252472},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.46575576066970825},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4638092517852783},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.44495171308517456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41739046573638916},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3193085193634033},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.30953773856163025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.287853479385376},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.2571834623813629},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21054497361183167},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1171521544456482},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10796070098876953},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08283483982086182},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2902961.2903001","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2903001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7599999904632568,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337394","display_name":"Division of Engineering Education and Centers","ror":"https://ror.org/050rnw378"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1985276474","https://openalex.org/W2001564916","https://openalex.org/W2029164281","https://openalex.org/W2042750613","https://openalex.org/W2090036738","https://openalex.org/W2095878772","https://openalex.org/W2107150574","https://openalex.org/W2129923188","https://openalex.org/W2130440338","https://openalex.org/W2165947473","https://openalex.org/W2216677133","https://openalex.org/W2307489758","https://openalex.org/W2516249931"],"related_works":["https://openalex.org/W3210240295","https://openalex.org/W1494292626","https://openalex.org/W3217430545","https://openalex.org/W2083793411","https://openalex.org/W1532891187","https://openalex.org/W2088006178","https://openalex.org/W2069145203","https://openalex.org/W2108605716","https://openalex.org/W63550369","https://openalex.org/W2085176210"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"study":[3],"of":[4,49,60,81,98,110,119,131,145,153],"different":[5,111],"digital":[6],"logic":[7,29,140],"circuits":[8,113,136],"developed":[9,137],"using":[10,122,138],"two-BDT":[11,139],"ballistic":[12,33],"nanostructure":[13,24],"is":[14,25,104],"presented.":[15],"New":[16],"D":[17],"flip-flop":[18],"(DFF)":[19],"based":[20],"on":[21,78],"the":[22,50,79,96,99,117,154],"same":[23],"also":[26],"proposed.":[27],"The":[28,46,102,125,150],"structure":[30,141],"comprises":[31],"two":[32],"deflection":[34],"transistors":[35],"(BDTs)":[36],"that":[37],"are":[38,157],"experimentally":[39],"proven":[40],"to":[41,71,94,106,115,159],"operate":[42],"at":[43],"Terahertz":[44],"frequencies.":[45],"non-linear":[47],"behavior":[48],"BDT's":[51],"transfer":[52],"characteristic":[53],"has":[54,68,85],"been":[55,69,86],"perfectly":[56],"reproduced":[57],"by":[58],"means":[59],"Monte":[61],"Carlo":[62],"simulations,":[63],"where":[64],"a":[65,89],"specific":[66],"attention":[67],"devoted":[70],"surface":[72],"charges.":[73],"An":[74],"analytical":[75],"model":[76],"built":[77],"results":[80,127],"advanced":[82],"MC":[83],"simulations":[84],"integrated":[87],"into":[88],"behavioral":[90],"Verilog":[91],"AMS":[92],"module":[93,103],"confirm":[95],"functionality":[97],"circuit":[100],"design.":[101],"used":[105],"analyze":[107],"operating":[108,151],"conditions":[109],"combinational":[112,133],"and":[114,134,147],"investigate":[116],"feasibility":[118],"DFF":[120,156],"design":[121],"BDT":[123],"nanostructure.":[124],"simulation":[126],"indicate":[128],"successful":[129],"operation":[130],"both":[132],"sequential":[135],"under":[142],"proper":[143],"biasing":[144],"gate":[146],"source":[148],"terminals.":[149],"voltages":[152],"proposed":[155],"estimated":[158],"be":[160],"+":[161],"225mV.":[162]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}