{"id":"https://openalex.org/W2349410160","doi":"https://doi.org/10.1145/2902961.2902982","title":"A Novel On-Chip Impedance Calibration Method for LPDDR4 Interface between DRAM and AP/SoC","display_name":"A Novel On-Chip Impedance Calibration Method for LPDDR4 Interface between DRAM and AP/SoC","publication_year":2016,"publication_date":"2016-05-13","ids":{"openalex":"https://openalex.org/W2349410160","doi":"https://doi.org/10.1145/2902961.2902982","mag":"2349410160"},"language":"en","primary_location":{"id":"doi:10.1145/2902961.2902982","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2902982","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052803083","display_name":"Yongsuk Choi","orcid":"https://orcid.org/0000-0002-9300-9068"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yongsuk Choi","raw_affiliation_strings":["Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102913838","display_name":"Yong-Bin Kim","orcid":"https://orcid.org/0000-0002-7014-5630"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yong-Bin Kim","raw_affiliation_strings":["Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052803083"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":0.5128,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66953389,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5868363976478577},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5344364643096924},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5281519889831543},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.49753788113594055},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.49015578627586365},{"id":"https://openalex.org/keywords/output-impedance","display_name":"Output impedance","score":0.45943042635917664},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4482104480266571},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4389399588108063},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43612197041511536},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.43437695503234863},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.43383553624153137},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.4278075397014618},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4254028797149658},{"id":"https://openalex.org/keywords/impedance-matching","display_name":"Impedance matching","score":0.4108179211616516},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.40803396701812744},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4054887294769287},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29598313570022583},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1514962613582611}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5868363976478577},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5344364643096924},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5281519889831543},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.49753788113594055},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.49015578627586365},{"id":"https://openalex.org/C58112919","wikidata":"https://www.wikidata.org/wiki/Q631203","display_name":"Output impedance","level":3,"score":0.45943042635917664},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4482104480266571},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4389399588108063},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43612197041511536},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.43437695503234863},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.43383553624153137},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.4278075397014618},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4254028797149658},{"id":"https://openalex.org/C612350","wikidata":"https://www.wikidata.org/wiki/Q1761108","display_name":"Impedance matching","level":3,"score":0.4108179211616516},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.40803396701812744},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4054887294769287},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29598313570022583},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1514962613582611},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2902961.2902982","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2902982","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324367","display_name":"Volvo Research and Educational Foundations","ror":"https://ror.org/05n1rgb70"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1653350267","https://openalex.org/W2164002677","https://openalex.org/W2165215843","https://openalex.org/W2205588068","https://openalex.org/W4237255356"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2105137062","https://openalex.org/W1993818216"],"abstract_inverted_index":{"In":[0,70,124],"this":[1],"paper,":[2],"a":[3,10,56,104,128],"novel":[4],"on-chip":[5],"impedance":[6,40,111],"calibration":[7,22,86,112,193],"methodology":[8],"for":[9,141],"LPDDR4":[11],"(low":[12,144],"power":[13],"double":[14],"data":[15],"rate)":[16],"application":[17],"is":[18,95,114,133,157,167,185],"proposed.":[19],"The":[20,39,92,164,177],"background":[21],"operates":[23],"to":[24,52,58,65,169],"compensate":[25],"mismatches":[26,63],"and":[27,36,46,67,101,109,151],"variations":[28],"of":[29,81,88,120,174,182,190],"the":[30,89,110,125,136,142,161,171,175,183,191],"output":[31,60],"NMOS":[32],"drivers":[33],"from":[34,75],"process":[35,44,66,165],"temperature":[37,47,68],"variations.":[38,69],"matching":[41],"concept":[42],"uses":[43],"sensor":[45,73,166],"monitoring":[48],"sensors":[49],"closely":[50],"located":[51],"DQ":[53],"pins":[54],"as":[55,79],"means":[57],"detect":[59],"driver":[61],"transistor":[62],"due":[64],"addition,":[71],"digitized":[72],"outputs":[74],"ADCs":[76],"are":[77],"used":[78],"inputs":[80],"look-up":[82],"tables,":[83],"which":[84],"control":[85,155,170],"codes":[87],"transmitter":[90,184],"driver.":[91],"proposed":[93,192],"circuitry":[94],"designed":[96,134],"with":[97,116,187],"DRAM":[98],"bidirectional":[99],"transceiver":[100],"implemented":[102],"using":[103],"standard":[105],"180nm":[106],"CMOS":[107],"technology,":[108],"technique":[113],"demonstrated":[115],"external":[117],"termination":[118,147],"resistance":[119],"40/48/60/80/120/240":[121],"ohm,":[122],"respectively.":[123],"receiver":[126,162],"end,":[127],"PMOS":[129],"input":[130],"sense":[131],"amplifier":[132],"considering":[135],"required":[137],"common":[138],"mode":[139],"range":[140],"LVSTL":[143],"voltage":[145],"swing":[146],"logic)":[148],"signal":[149],"interface,":[150],"an":[152],"adaptive":[153],"gain":[154,172],"scheme":[156],"also":[158],"applied":[159],"on":[160],"design.":[163],"utilized":[168],"factor":[173],"receiver.":[176],"active":[178],"area":[179],"including":[180],"power-ring":[181],"14.4mm2":[186],"only":[188],"0.48mm2":[189],"circuit":[194],"overhead.":[195]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}