{"id":"https://openalex.org/W2391966862","doi":"https://doi.org/10.1145/2902961.2902976","title":"A Metastability Immune Timing Error Masking Flip-Flop for Dynamic Variation Tolerance","display_name":"A Metastability Immune Timing Error Masking Flip-Flop for Dynamic Variation Tolerance","publication_year":2016,"publication_date":"2016-05-13","ids":{"openalex":"https://openalex.org/W2391966862","doi":"https://doi.org/10.1145/2902961.2902976","mag":"2391966862"},"language":"en","primary_location":{"id":"doi:10.1145/2902961.2902976","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2902976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088074558","display_name":"Govinda Sannena","orcid":"https://orcid.org/0000-0002-7686-7730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Govinda Sannena","raw_affiliation_strings":["Indian Institute of Technology, Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009032005","display_name":"Bishnu Prasad Das","orcid":"https://orcid.org/0000-0001-6993-2744"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bishnu Prasad Das","raw_affiliation_strings":["Indian Institute of Technology, Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5088074558"],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":0.7351,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.7406954,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7650416493415833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7398223876953125},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.7063574194908142},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6381297707557678},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5521640777587891},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.43636658787727356},{"id":"https://openalex.org/keywords/flip","display_name":"Flip","score":0.4157432019710541},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41399693489074707},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40296879410743713},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38354119658470154},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3585568070411682},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33619165420532227},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12529274821281433},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09654903411865234}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7650416493415833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7398223876953125},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.7063574194908142},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6381297707557678},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5521640777587891},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.43636658787727356},{"id":"https://openalex.org/C2776591724","wikidata":"https://www.wikidata.org/wiki/Q5459651","display_name":"Flip","level":3,"score":0.4157432019710541},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41399693489074707},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40296879410743713},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38354119658470154},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3585568070411682},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33619165420532227},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12529274821281433},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09654903411865234},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C190283241","wikidata":"https://www.wikidata.org/wiki/Q14599311","display_name":"Apoptosis","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2902961.2902976","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2902976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7300000190734863,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1592644423","https://openalex.org/W1901083236","https://openalex.org/W2034250186","https://openalex.org/W2063924131","https://openalex.org/W2071289751","https://openalex.org/W2086032532","https://openalex.org/W2095351656","https://openalex.org/W2102587899","https://openalex.org/W2104677471","https://openalex.org/W2124002183","https://openalex.org/W2141412618","https://openalex.org/W2156667996","https://openalex.org/W2178304595","https://openalex.org/W3142269918","https://openalex.org/W4236432903"],"related_works":["https://openalex.org/W221087158","https://openalex.org/W2915471777","https://openalex.org/W318263151","https://openalex.org/W3032425875","https://openalex.org/W1967921351","https://openalex.org/W2013870538","https://openalex.org/W2413132533","https://openalex.org/W2032201261","https://openalex.org/W2501260229","https://openalex.org/W2733322820"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"two":[3],"timing":[4,32,35,82],"error":[5,65,83],"masking":[6,66],"flip-flops":[7,18,57,94,98,122],"have":[8],"been":[9],"proposed,":[10],"which":[11],"are":[12,37],"immune":[13,93],"to":[14,30,48,69,87,115,142,151,158],"metastability.":[15],"The":[16,34,96],"proposed":[17,56,97,121,137],"exploit":[19],"the":[20,55,64,80,90,117,120,128,133,136,148],"concept":[21],"of":[22,44,89,119],"either":[23],"delayed":[24],"data":[25,42],"or":[26,146],"pulse":[27],"based":[28],"approach":[29],"detect":[31],"errors.":[33],"violations":[36],"masked":[38],"by":[39],"passing":[40],"direct":[41],"instead":[43],"master":[45],"latch":[46],"output":[47],"slave":[49],"latch.":[50],"Simulation":[51],"results":[52,130],"show":[53,131],"that":[54,132],"such":[58],"as":[59],"type-A":[60],"and":[61,71,78,105,127],"type-B":[62],"reduce":[63,140],"latency":[67],"up":[68,141,150],"23%":[70],"42%":[72],"respectively":[73],"in":[74,102,123,153],"typical":[75,154],"process":[76,155],"corners":[77,156],"increase":[79],"effective":[81],"monitoring":[84],"window":[85],"compared":[86,157],"state":[88],"art":[91],"metastable":[92],"[14].":[95],"can":[99,139],"be":[100],"used":[101],"dynamic":[103],"voltage":[104],"frequency":[106],"scaling":[107],"(DVFS)":[108],"applications.":[109],"A":[110],"16-bit":[111],"adder":[112,134],"is":[113],"implemented":[114],"evaluate":[116],"functionality":[118],"DVFS":[124],"frame":[125],"work":[126],"simulation":[129],"using":[135],"flip-flop":[138],"48%":[143],"power":[144],"consumption":[145],"improve":[147],"performance":[149],"50%":[152],"conventional":[159],"worst":[160],"case":[161],"design.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}