{"id":"https://openalex.org/W2364162979","doi":"https://doi.org/10.1145/2902961.2902967","title":"Exploring Main Memory Design Based on Racetrack Memory Technology","display_name":"Exploring Main Memory Design Based on Racetrack Memory Technology","publication_year":2016,"publication_date":"2016-05-13","ids":{"openalex":"https://openalex.org/W2364162979","doi":"https://doi.org/10.1145/2902961.2902967","mag":"2364162979"},"language":"en","primary_location":{"id":"doi:10.1145/2902961.2902967","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2902967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072092607","display_name":"Qingda Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qingda Hu","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101850376","display_name":"Guangyu Sun","orcid":"https://orcid.org/0000-0001-6436-0820"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangyu Sun","raw_affiliation_strings":["CECA, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"CECA, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101740783","display_name":"Jiwu Shu","orcid":"https://orcid.org/0000-0002-7362-2789"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiwu Shu","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100734332","display_name":"Chao Zhang","orcid":"https://orcid.org/0000-0002-0142-0280"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Zhang","raw_affiliation_strings":["CECA, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"CECA, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072092607"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":2.5737,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.88812282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"397","last_page":"402"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8007680773735046},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7274221181869507},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6244646310806274},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.6081880331039429},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6018931865692139},{"id":"https://openalex.org/keywords/racetrack-memory","display_name":"Racetrack memory","score":0.5781607031822205},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5543934106826782},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4951542913913727},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4646318554878235},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4523150324821472},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4089480936527252},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.40467655658721924},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34476438164711},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3353208899497986},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.29968753457069397},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.2974874973297119},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16780954599380493}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8007680773735046},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7274221181869507},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6244646310806274},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.6081880331039429},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6018931865692139},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.5781607031822205},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5543934106826782},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4951542913913727},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4646318554878235},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4523150324821472},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4089480936527252},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.40467655658721924},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34476438164711},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3353208899497986},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.29968753457069397},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.2974874973297119},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16780954599380493}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2902961.2902967","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2902961.2902967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1979866689","https://openalex.org/W1988772529","https://openalex.org/W2010202670","https://openalex.org/W2017836239","https://openalex.org/W2036853599","https://openalex.org/W2041420601","https://openalex.org/W2047305534","https://openalex.org/W2048588974","https://openalex.org/W2050628119","https://openalex.org/W2078760460","https://openalex.org/W2097823832","https://openalex.org/W2100799944","https://openalex.org/W2102449048","https://openalex.org/W2124237318","https://openalex.org/W2135393827","https://openalex.org/W2136800915","https://openalex.org/W2138137717","https://openalex.org/W2143104608","https://openalex.org/W2145021036","https://openalex.org/W2147657366","https://openalex.org/W2147926533","https://openalex.org/W2153826642","https://openalex.org/W2156507858","https://openalex.org/W3008756550","https://openalex.org/W3145579537"],"related_works":["https://openalex.org/W4238754064","https://openalex.org/W2546565930","https://openalex.org/W2188534734","https://openalex.org/W1030357071","https://openalex.org/W2340699851","https://openalex.org/W2903040985","https://openalex.org/W1981423095","https://openalex.org/W2293894704","https://openalex.org/W2183575955","https://openalex.org/W4211016066"],"abstract_inverted_index":{"Emerging":[0],"non-volatile":[1],"memories":[2],"(NVMs),":[3],"which":[4],"include":[5],"PC-RAM":[6],"and":[7,21,60,71,107,124,137,151,186],"STT-RAM,":[8],"have":[9,18],"been":[10],"proposed":[11],"to":[12,38,86,143],"replace":[13,35],"DRAM,":[14],"mainly":[15],"because":[16,66],"they":[17],"better":[19],"scalability":[20],"lower":[22],"standby":[23],"power.":[24],"However,":[25,80],"previous":[26],"research":[27,83],"has":[28,57,68],"demonstrated":[29],"that":[30,173],"these":[31],"NVMs":[32],"cannot":[33],"completely":[34],"DRAM":[36,177],"due":[37],"either":[39],"lifetime/performance":[40],"(PCRAM)":[41],"or":[42],"density":[43,70],"(STT-RAM)":[44],"issues.":[45],"Recently,":[46],"a":[47,135],"new":[48],"type":[49],"of":[50,63,118,162,183],"emerging":[51],"NVM,":[52],"called":[53],"Racetrack":[54],"Memory":[55],"(RM),":[56],"attracted":[58],"more":[59,61],"attention":[62],"memory":[64,98,123],"researchers":[65],"it":[67],"ultra-high":[69],"fast":[72],"access":[73],"speed":[74],"without":[75],"the":[76,111,116,119,130,155,160],"write":[77],"cycle":[78],"issue.":[79],"there":[81],"lacks":[82],"on":[84,101],"how":[85],"leverage":[87],"RM":[88,102,120,174],"for":[89,148,166,178],"main":[90,97,122,168,179],"memory.":[91,169],"To":[92],"this":[93],"end,":[94],"we":[95,114,133,158],"explore":[96],"design":[99,127,134],"based":[100,121],"technology":[103],"in":[104,181],"both":[105],"circuit":[106,112],"architecture":[108,131],"levels.":[109],"In":[110,129],"level,":[113,132],"propose":[115],"structure":[117],"investigate":[125],"different":[126],"parameters.":[128],"simple":[136],"efficient":[138],"shift-sense":[139],"address":[140],"mapping":[141],"policy":[142],"reduce":[144],"95%":[145],"shift":[146],"operations":[147],"performance":[149],"improvement":[150],"power":[152],"saving.":[153],"At":[154],"same":[156],"time,":[157],"analyze":[159],"efficiency":[161],"existing":[163],"optimization":[164],"strategies":[165],"NVM":[167],"Our":[170],"experiments":[171],"show":[172],"can":[175],"outperform":[176],"memory,":[180],"respect":[182],"density,":[184],"performance,":[185],"energy":[187],"efficiency.":[188]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":6},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}