{"id":"https://openalex.org/W2408128524","doi":"https://doi.org/10.1145/2897937.2898052","title":"Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing","display_name":"Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing","publication_year":2016,"publication_date":"2016-05-25","ids":{"openalex":"https://openalex.org/W2408128524","doi":"https://doi.org/10.1145/2897937.2898052","mag":"2408128524"},"language":"en","primary_location":{"id":"doi:10.1145/2897937.2898052","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2897937.2898052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 53rd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1705.04991","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Tsun-Ming Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Tsun-Ming Tseng","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Bing Li","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bing Li","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ching-Feng Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Feng Yeh","raw_affiliation_strings":["National Chung Cheng University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chung Cheng University, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hsiang-Chieh Jhan","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiang-Chieh Jhan","raw_affiliation_strings":["National Chung Cheng University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chung Cheng University, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zuo-Min Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Zuo-Min Tsai","raw_affiliation_strings":["National Chung Cheng University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chung Cheng University, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Mark Po-Hung Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mark Po-Hung Lin","raw_affiliation_strings":["National Chung Cheng University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chung Cheng University, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":null,"display_name":"Ulf Schlichtmann","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.1864,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56474266,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rfic","display_name":"RFIC","score":0.9751999974250793},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6819000244140625},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5882999897003174},{"id":"https://openalex.org/keywords/microstrip","display_name":"Microstrip","score":0.5789999961853027},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5498999953269958}],"concepts":[{"id":"https://openalex.org/C121152627","wikidata":"https://www.wikidata.org/wiki/Q6095735","display_name":"RFIC","level":3,"score":0.9751999974250793},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6819000244140625},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5929999947547913},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5882999897003174},{"id":"https://openalex.org/C123657345","wikidata":"https://www.wikidata.org/wiki/Q639055","display_name":"Microstrip","level":2,"score":0.5789999961853027},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5498999953269958},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4860999882221222},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4715000092983246},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4675999879837036},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43950000405311584},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.32170000672340393},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28209999203681946}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2897937.2898052","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2897937.2898052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 53rd Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:1705.04991","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1705.04991","pdf_url":"https://arxiv.org/pdf/1705.04991","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1705.04991","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1705.04991","pdf_url":"https://arxiv.org/pdf/1705.04991","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1973885140","https://openalex.org/W2024004792","https://openalex.org/W2098450541","https://openalex.org/W2109916082","https://openalex.org/W2151933980","https://openalex.org/W2206363142","https://openalex.org/W2998080880","https://openalex.org/W4232385843","https://openalex.org/W6657784182"],"related_works":[],"abstract_inverted_index":{"With":[0],"advancing":[1],"process":[2],"technologies":[3],"and":[4,37,49,52,87,104],"booming":[5],"IoT":[6],"markets,":[7],"millimeter-wave":[8],"CMOS":[9,22],"RFICs":[10,23],"have":[11,45],"been":[12,46],"widely":[13],"developed":[14],"in":[15,101],"recent":[16],"years.":[17],"Since":[18],"the":[19,28,31,112,118],"performance":[20,103],"of":[21,30,35,79],"is":[24,122],"very":[25,75],"sensitive":[26],"to":[27,42,60,69,127],"precision":[29],"layout,":[32,116],"precise":[33,85],"placement":[34],"devices":[36],"precisely":[38],"matched":[39],"microstrip":[40,80],"lengths":[41],"given":[43,93],"values":[44],"a":[47,55,65,92],"labor-intensive":[48],"time-consuming":[50],"task,":[51],"thus":[53],"become":[54],"major":[56],"bottleneck":[57],"for":[58],"time":[59,121],"market.":[61],"This":[62],"paper":[63],"introduces":[64],"progressive":[66],"integer-linear-programming-based":[67],"method":[68],"generate":[70],"high-quality":[71],"RFIC":[72,98],"layouts":[73,99],"satisfying":[74],"stringent":[76],"routing":[77],"requirements":[78],"lines,":[81],"including":[82],"spacing/non-crossing":[83],"rules,":[84],"length,":[86],"bend":[88],"number":[89],"minimization,":[90],"within":[91],"layout":[94,119],"area.":[95],"The":[96],"resulting":[97],"excel":[100],"both":[102],"area":[105],"with":[106,111],"much":[107],"fewer":[108],"bends":[109],"compared":[110],"simulation-tuning":[113],"based":[114],"manual":[115],"while":[117],"generation":[120],"significantly":[123],"reduced":[124],"from":[125],"weeks":[126],"half":[128],"an":[129],"hour.":[130]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2016-06-24T00:00:00"}