{"id":"https://openalex.org/W2401766047","doi":"https://doi.org/10.1145/2897937.2898016","title":"Efficient transistor-level timing yield estimation via line sampling","display_name":"Efficient transistor-level timing yield estimation via line sampling","publication_year":2016,"publication_date":"2016-05-25","ids":{"openalex":"https://openalex.org/W2401766047","doi":"https://doi.org/10.1145/2897937.2898016","mag":"2401766047"},"language":"en","primary_location":{"id":"doi:10.1145/2897937.2898016","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2897937.2898016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 53rd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001875763","display_name":"Hiromitsu Awano","orcid":"https://orcid.org/0000-0001-9288-471X"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiromitsu Awano","raw_affiliation_strings":["Kyoto University, Yoshida-honmachi, Sakyo, Kyoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyoto University, Yoshida-honmachi, Sakyo, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017861176","display_name":"Takashi Sat\u014d","orcid":"https://orcid.org/0000-0002-1577-8259"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Sato","raw_affiliation_strings":["Kyoto University, Yoshida-honmachi, Sakyo, Kyoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyoto University, Yoshida-honmachi, Sakyo, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3205,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55941765,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.632861316204071},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6312631368637085},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.6236311793327332},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5769672989845276},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.5321311950683594},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.520525336265564},{"id":"https://openalex.org/keywords/random-variable","display_name":"Random variable","score":0.5009305477142334},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4975951015949249},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4458598494529724},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40008631348609924},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.376284658908844},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.2900479733943939},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22980064153671265},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15856027603149414},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15721604228019714},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11055529117584229},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0984601080417633},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07622495293617249}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.632861316204071},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6312631368637085},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.6236311793327332},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5769672989845276},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5321311950683594},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.520525336265564},{"id":"https://openalex.org/C122123141","wikidata":"https://www.wikidata.org/wiki/Q176623","display_name":"Random variable","level":2,"score":0.5009305477142334},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4975951015949249},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4458598494529724},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40008631348609924},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.376284658908844},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.2900479733943939},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22980064153671265},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15856027603149414},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15721604228019714},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11055529117584229},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0984601080417633},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07622495293617249},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2897937.2898016","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2897937.2898016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 53rd Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5400000214576721,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G558060049","display_name":null,"funder_award_id":"13J04647,26280014","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1966741973","https://openalex.org/W1967709031","https://openalex.org/W1985112216","https://openalex.org/W1997140745","https://openalex.org/W1999091229","https://openalex.org/W2033246483","https://openalex.org/W2035632896","https://openalex.org/W2043973777","https://openalex.org/W2067378304","https://openalex.org/W2076063813","https://openalex.org/W2092478972","https://openalex.org/W2120353978","https://openalex.org/W2126632986","https://openalex.org/W2126693329","https://openalex.org/W2143840160","https://openalex.org/W2168101540","https://openalex.org/W2169189905","https://openalex.org/W3151880060","https://openalex.org/W4243669666"],"related_works":["https://openalex.org/W2576994247","https://openalex.org/W2608353378","https://openalex.org/W4249206767","https://openalex.org/W2563559453","https://openalex.org/W2382330008","https://openalex.org/W1519970947","https://openalex.org/W4243860260","https://openalex.org/W4383503847","https://openalex.org/W2342695897","https://openalex.org/W2216265843"],"abstract_inverted_index":{"Yield":[0],"estimation":[1],"has":[2,94],"been":[3],"and":[4],"will":[5],"continue":[6],"to":[7,85,89],"be":[8],"the":[9,71,80,90],"integral":[10],"part":[11],"in":[12,20,40,46,63],"design":[13,42],"flow,":[14],"particularly":[15],"under":[16],"large":[17],"process":[18],"variability":[19],"advanced":[21],"technology":[22],"nodes.":[23],"This":[24],"paper":[25],"proposes":[26],"an":[27],"efficient":[28],"method":[29,58,82],"that":[30,79,93],"accelerates":[31],"transistor-level":[32],"statistical":[33],"timing":[34,48],"simulations":[35],"which":[36,64],"are":[37,74],"intensively":[38],"conducted":[39],"various":[41],"stages,":[43],"such":[44],"as":[45],"final":[47],"verification,":[49],"while":[50],"considering":[51],"thousands":[52],"of":[53,66],"random":[54,72],"variables.":[55],"The":[56],"proposed":[57,81],"utilizes":[59],"line":[60],"sampling":[61],"(LS),":[62],"integration":[65],"randomly":[67],"generated":[68],"lines,":[69],"not":[70],"points,":[73],"evaluated.":[75],"Numerical":[76],"experiments":[77],"show":[78],"achieves":[83],"14\u00d7":[84],"300\u00d7":[86],"speed-up":[87],"compared":[88],"fastest":[91],"one":[92],"ever":[95],"reported.":[96]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}