{"id":"https://openalex.org/W2402374619","doi":"https://doi.org/10.1145/2897937.2897983","title":"An expected hypervolume improvement algorithm for architectural exploration of embedded processors","display_name":"An expected hypervolume improvement algorithm for architectural exploration of embedded processors","publication_year":2016,"publication_date":"2016-05-25","ids":{"openalex":"https://openalex.org/W2402374619","doi":"https://doi.org/10.1145/2897937.2897983","mag":"2402374619"},"language":"en","primary_location":{"id":"doi:10.1145/2897937.2897983","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2897937.2897983","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 53rd Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100357140","display_name":"Hongwei Wang","orcid":"https://orcid.org/0000-0002-3385-7284"},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hongwei Wang","raw_affiliation_strings":["Chinese Academy of Sciences and University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences and University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106716610","display_name":"Jinglin Shi","orcid":"https://orcid.org/0009-0004-3770-608X"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinglin Shi","raw_affiliation_strings":["Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102461539","display_name":"Ziyuan Zhu","orcid":"https://orcid.org/0009-0001-6696-3374"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziyuan Zhu","raw_affiliation_strings":["Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100357140"],"corresponding_institution_ids":["https://openalex.org/I4210165038"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.04128268,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6757367849349976},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4893602728843689},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46919509768486023},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4509642720222473},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3393568694591522}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6757367849349976},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4893602728843689},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46919509768486023},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4509642720222473},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3393568694591522}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2897937.2897983","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2897937.2897983","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 53rd Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W224959492","https://openalex.org/W1487825358","https://openalex.org/W1992401172","https://openalex.org/W2012015362","https://openalex.org/W2076592191","https://openalex.org/W2076897092","https://openalex.org/W2096858484","https://openalex.org/W2104038618","https://openalex.org/W2132219981","https://openalex.org/W2143331258","https://openalex.org/W2145021036","https://openalex.org/W2156267707","https://openalex.org/W2157070686","https://openalex.org/W2171993497"],"related_works":["https://openalex.org/W2393888177","https://openalex.org/W2544423928","https://openalex.org/W2967268719","https://openalex.org/W2115794623","https://openalex.org/W3115392711","https://openalex.org/W2360264381","https://openalex.org/W2067173559","https://openalex.org/W1613730747","https://openalex.org/W2541389358","https://openalex.org/W4318948887"],"abstract_inverted_index":{"Surrogate":[0],"model":[1,68],"based":[2],"design":[3,16],"space":[4],"exploration":[5],"(DSE)":[6],"techniques":[7],"have":[8],"been":[9],"widely":[10],"used":[11],"in":[12],"finding":[13],"the":[14,31,34,40,56,79,90,93],"Pareto-optimal":[15],"points":[17,81],"of":[18,27,30,33,58,71,92],"embedded":[19],"processor":[20],"architectures.":[21],"However,":[22],"existing":[23,100],"such":[24],"methods":[25],"lack":[26],"sound":[28],"modeling":[29],"uncertainty":[32,57],"surrogate":[35,67],"models,":[36],"which":[37,54],"greatly":[38],"limits":[39],"searching":[41],"scope.":[42],"In":[43],"this":[44],"paper":[45],"we":[46],"propose":[47],"an":[48,59,84],"expected":[49],"hypervolume":[50],"improvement":[51],"(EHVI)":[52],"algorithm":[53,95],"models":[55],"adaptive":[60],"component":[61],"selection":[62],"and":[63,77],"smoothing":[64],"operator":[65],"(ACOSSO)":[66],"by":[69,82],"means":[70],"constructing":[72],"a":[73],"Gaussian":[74],"random":[75],"distribution":[76],"searches":[78],"Pareto":[80],"taking":[83],"EHVI":[85],"criterion.":[86],"Experimental":[87],"results":[88],"prove":[89],"effectiveness":[91],"proposed":[94],"through":[96],"comparing":[97],"with":[98],"two":[99],"DSE":[101],"algorithms.":[102]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}