{"id":"https://openalex.org/W2278840053","doi":"https://doi.org/10.1145/2892208.2892219","title":"Register allocation and promotion through combined instruction scheduling and loop unrolling","display_name":"Register allocation and promotion through combined instruction scheduling and loop unrolling","publication_year":2016,"publication_date":"2016-03-14","ids":{"openalex":"https://openalex.org/W2278840053","doi":"https://doi.org/10.1145/2892208.2892219","mag":"2278840053"},"language":"en","primary_location":{"id":"doi:10.1145/2892208.2892219","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2892208.2892219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th International Conference on Compiler Construction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001414731","display_name":"\u0141ukasz Domaga\u0142a","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"\u0141ukasz Domaga\u0142a","raw_affiliation_strings":["Inria, France"],"affiliations":[{"raw_affiliation_string":"Inria, France","institution_ids":["https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090441068","display_name":"Duco van Amstel","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Duco van Amstel","raw_affiliation_strings":["Inria, France"],"affiliations":[{"raw_affiliation_string":"Inria, France","institution_ids":["https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089282120","display_name":"Fabrice Rastello","orcid":"https://orcid.org/0000-0002-6589-9956"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabrice Rastello","raw_affiliation_strings":["Inria, France"],"affiliations":[{"raw_affiliation_string":"Inria, France","institution_ids":["https://openalex.org/I1326498283"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027517817","display_name":"P. Sadayappan","orcid":"https://orcid.org/0000-0002-4737-2034"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Sadayappan","raw_affiliation_strings":["Ohio State University, USA"],"affiliations":[{"raw_affiliation_string":"Ohio State University, USA","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5001414731"],"corresponding_institution_ids":["https://openalex.org/I1326498283"],"apc_list":null,"apc_paid":null,"fwci":3.1998,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.91097761,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"143","last_page":"151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11596","display_name":"Constraint Satisfaction and Optimization","score":0.9857000112533569,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.8933366537094116},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.8782747983932495},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8554028868675232},{"id":"https://openalex.org/keywords/loop-tiling","display_name":"Loop tiling","score":0.7470816969871521},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.7421166896820068},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6327627301216125},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.5888685584068298},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4877644181251526},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.4872976541519165},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.31298160552978516},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.20515373349189758},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.20374885201454163},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.18770337104797363},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14116087555885315},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.11996537446975708},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.09112226963043213},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07276087999343872}],"concepts":[{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.8933366537094116},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.8782747983932495},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8554028868675232},{"id":"https://openalex.org/C11799548","wikidata":"https://www.wikidata.org/wiki/Q6675847","display_name":"Loop tiling","level":3,"score":0.7470816969871521},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.7421166896820068},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6327627301216125},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.5888685584068298},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4877644181251526},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.4872976541519165},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.31298160552978516},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.20515373349189758},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.20374885201454163},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.18770337104797363},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14116087555885315},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.11996537446975708},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.09112226963043213},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07276087999343872},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2892208.2892219","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2892208.2892219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th International Conference on Compiler Construction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1523022060","https://openalex.org/W1545144335","https://openalex.org/W1554727768","https://openalex.org/W1571236081","https://openalex.org/W1577524924","https://openalex.org/W1748152586","https://openalex.org/W1883303451","https://openalex.org/W1969000084","https://openalex.org/W1970485206","https://openalex.org/W1980310053","https://openalex.org/W1983096721","https://openalex.org/W2003804316","https://openalex.org/W2022088719","https://openalex.org/W2022202069","https://openalex.org/W2035978244","https://openalex.org/W2092608522","https://openalex.org/W2097731353","https://openalex.org/W2102582914","https://openalex.org/W2106898403","https://openalex.org/W2111991115","https://openalex.org/W2120647900","https://openalex.org/W2142550124","https://openalex.org/W2164279585","https://openalex.org/W2167822297","https://openalex.org/W2170717441","https://openalex.org/W2253953926","https://openalex.org/W2607786361","https://openalex.org/W3098476729","https://openalex.org/W3125984961","https://openalex.org/W3160090963","https://openalex.org/W4234643798","https://openalex.org/W4236745334","https://openalex.org/W4241469921","https://openalex.org/W4250522981","https://openalex.org/W4292169167"],"related_works":["https://openalex.org/W1951652387","https://openalex.org/W1596795436","https://openalex.org/W4298326190","https://openalex.org/W2278840053","https://openalex.org/W2165054403","https://openalex.org/W2152533950","https://openalex.org/W4252395411","https://openalex.org/W2053999332","https://openalex.org/W1883726693","https://openalex.org/W2084742993"],"abstract_inverted_index":{"Register":[0],"allocation":[1,14,78],"is":[2,15,28,98,148],"a":[3,19,55,82,101,109,151],"much":[4],"studied":[5],"problem.":[6],"A":[7,33],"particularly":[8],"important":[9,59],"context":[10],"for":[11,43],"optimizing":[12,145],"register":[13,44,64,77,146],"within":[16,108],"loops,":[17],"since":[18],"significant":[20],"fraction":[21],"of":[22,26,35,49,57,91,144,161],"the":[23,41,47,50,89,121,126,129,142,166,172],"execution":[24,140],"time":[25],"programs":[27],"often":[29],"inside":[30],"loop":[31,62,92,110,118,130],"code.":[32],"variety":[34],"algorithms":[36],"have":[37],"been":[38],"proposed":[39],"in":[40,54,81,150],"past":[42],"allocation,":[45],"but":[46],"complexity":[48],"problem":[51,143],"has":[52],"resulted":[53],"decoupling":[56],"several":[58],"aspects,":[60],"including":[61],"unrolling,":[63],"promotion,":[65],"and":[66,79,94,116,132],"instruction":[67,95,103],"reordering.":[68],"In":[69],"this":[70],"paper,":[71],"we":[72],"develop":[73],"an":[74],"approach":[75,105],"to":[76],"promotion":[80],"unified":[83],"optimization":[84],"framework":[85],"that":[86],"simultaneously":[87],"considers":[88],"impact":[90],"unrolling":[93],"scheduling.":[96],"This":[97],"done":[99],"via":[100],"novel":[102],"tiling":[104],"where":[106],"instructions":[107],"are":[111,157],"represented":[112],"along":[113,120,128],"one":[114],"dimension":[115],"innermost":[117,162],"iterations":[119],"other":[122],"dimension.":[123],"By":[124],"exploiting":[125],"regularity":[127],"dimension,":[131],"imposing":[133],"essential":[134],"dependence":[135],"based":[136],"constraints":[137],"on":[138],"intra-tile":[139],"order,":[141],"pressure":[147],"cast":[149],"constraint":[152],"programming":[153],"formalism.":[154],"Experimental":[155],"results":[156],"provided":[158],"from":[159,165],"thousands":[160],"loops":[163],"extracted":[164],"SPEC":[167],"benchmarks,":[168],"demonstrating":[169],"improvements":[170],"over":[171],"current":[173],"state-of-the-art.":[174]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}