{"id":"https://openalex.org/W2400862933","doi":"https://doi.org/10.1145/2883609","title":"Construction of Reconfigurable Clock Trees for MCMM Designs Using Mode Separation and Scenario Compression","display_name":"Construction of Reconfigurable Clock Trees for MCMM Designs Using Mode Separation and Scenario Compression","publication_year":2016,"publication_date":"2016-05-18","ids":{"openalex":"https://openalex.org/W2400862933","doi":"https://doi.org/10.1145/2883609","mag":"2400862933"},"language":"en","primary_location":{"id":"doi:10.1145/2883609","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2883609","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014892277","display_name":"Rickard Ewetz","orcid":"https://orcid.org/0000-0002-4183-6926"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rickard Ewetz","raw_affiliation_strings":["Purdue University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Purdue University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.5346,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69244887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"21","issue":"4","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7981047034263611},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7214330434799194},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6980766654014587},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6936555504798889},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6646897792816162},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5742003321647644},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.56669682264328},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5330658555030823},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5261898636817932},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4903416633605957},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.44671720266342163},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4315926134586334},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.39290493726730347},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2104474902153015},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20273607969284058},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08841049671173096}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7981047034263611},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7214330434799194},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6980766654014587},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6936555504798889},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6646897792816162},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5742003321647644},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.56669682264328},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5330658555030823},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5261898636817932},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4903416633605957},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.44671720266342163},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4315926134586334},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.39290493726730347},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2104474902153015},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20273607969284058},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08841049671173096},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2883609","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2883609","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1965886179","https://openalex.org/W1981802877","https://openalex.org/W1982199193","https://openalex.org/W1982390333","https://openalex.org/W1983206124","https://openalex.org/W1996150371","https://openalex.org/W1996258688","https://openalex.org/W2023981464","https://openalex.org/W2025640338","https://openalex.org/W2031598025","https://openalex.org/W2034653499","https://openalex.org/W2041950850","https://openalex.org/W2094574087","https://openalex.org/W2102290976","https://openalex.org/W2113682107","https://openalex.org/W2120116751","https://openalex.org/W2125692303","https://openalex.org/W2128237591","https://openalex.org/W2136836299","https://openalex.org/W2137861476","https://openalex.org/W2231354642","https://openalex.org/W2254004404","https://openalex.org/W2510949177","https://openalex.org/W2955479062","https://openalex.org/W3004540582","https://openalex.org/W3148362416","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W2127892766","https://openalex.org/W3006003651","https://openalex.org/W2617666058","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W2384600254"],"abstract_inverted_index":{"The":[0,32,66,155,165],"clock":[1,22,96,111,116,128,134,146,150],"networks":[2],"of":[3,34,75,94,109,130,148,173],"many":[4],"modern":[5],"circuits":[6],"have":[7],"to":[8,19,39,113,126,144,179],"operate":[9],"in":[10,44,79],"multiple":[11,14,45],"corners":[12],"and":[13,29,87,98,138,161],"modes":[15],"(MCMM).":[16],"We":[17],"propose":[18],"construct":[20],"mode-reconfigurable":[21],"trees":[23,97,112,135],"(MRCTs)":[24],"based":[25,83],"on":[26,84,103],"mode":[27,99,153],"separation":[28,100],"scenario":[30,35],"compression.":[31],"technique":[33],"compression":[36,67],"is":[37,68,152,157],"proposed":[38,185],"consider":[40],"the":[41,48,52,72,76,104,110,115,120,122,127,132,140,145,149,184],"timing":[42],"constraints":[43,74],"scenarios":[46,78],"at":[47],"same":[49],"time,":[50],"compressing":[51],"MCMM":[53,175],"problem":[54],"into":[55],"an":[56],"equivalent":[57],"single-corner":[58,62],"multiple-mode":[59],"(SCMM),":[60],"or":[61],"single-mode":[63],"(SCSM)":[64],"problem.":[65],"performed":[69],"by":[70],"combining":[71],"skew":[73,80,89],"different":[77,133],"constraint":[81],"graphs":[82],"delay":[85],"linearization":[86],"dominating":[88],"constraints.":[90],"An":[91],"MRCT":[92],"consists":[93],"several":[95],"involves,":[101],"depending":[102],"active":[105],"mode,":[106],"selecting":[107],"one":[108],"deliver":[114],"signal.":[117],"To":[118],"limit":[119],"overhead,":[121],"bottom":[123],"part":[124,142],"(closer":[125,143],"sinks)":[129],"all":[131],"are":[136],"shared":[137],"only":[139],"top":[141],"source)":[147],"network":[151],"reconfigurable.":[154],"reconfiguration":[156],"realized":[158],"using":[159],"OR-gates":[160],"a":[162,171],"one-input-multiple-output":[163],"demultiplexer.":[164],"experimental":[166],"results":[167],"show":[168],"that":[169],"for":[170],"set":[172],"synthesized":[174],"circuits,":[176],"with":[177],"715":[178],"13,":[180],"216":[181],"sequential":[182],"elements,":[183],"approach":[186],"can":[187],"achieve":[188],"high":[189],"yield.":[190]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}