{"id":"https://openalex.org/W2316945634","doi":"https://doi.org/10.1145/2883404.2883409","title":"Software-managed Cache Coherence for fast One-Sided Communication","display_name":"Software-managed Cache Coherence for fast One-Sided Communication","publication_year":2016,"publication_date":"2016-03-08","ids":{"openalex":"https://openalex.org/W2316945634","doi":"https://doi.org/10.1145/2883404.2883409","mag":"2316945634"},"language":"en","primary_location":{"id":"doi:10.1145/2883404.2883409","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2883404.2883409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Workshop on Programming Models and Applications for Multicores and Manycores","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022420494","display_name":"Steffen Christgau","orcid":"https://orcid.org/0000-0002-8702-8422"},"institutions":[{"id":"https://openalex.org/I176453806","display_name":"University of Potsdam","ror":"https://ror.org/03bnmw459","country_code":"DE","type":"education","lineage":["https://openalex.org/I176453806"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Steffen Christgau","raw_affiliation_strings":["Institute for Computer Science, University of Potsdam, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, University of Potsdam, Germany","institution_ids":["https://openalex.org/I176453806"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044374029","display_name":"Bettina Schnor","orcid":"https://orcid.org/0000-0001-7369-8057"},"institutions":[{"id":"https://openalex.org/I176453806","display_name":"University of Potsdam","ror":"https://ror.org/03bnmw459","country_code":"DE","type":"education","lineage":["https://openalex.org/I176453806"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bettina Schnor","raw_affiliation_strings":["Institute for Computer Science, University of Potsdam, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, University of Potsdam, Germany","institution_ids":["https://openalex.org/I176453806"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I176453806"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"6960","issue":null,"first_page":"69","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8599748611450195},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7164034843444824},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7097129821777344},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.5880911946296692},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5481597781181335},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4909422695636749},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4874463379383087},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4639754891395569},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4526980221271515},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.44738084077835083},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43534865975379944},{"id":"https://openalex.org/keywords/coherence","display_name":"Coherence (philosophical gambling strategy)","score":0.43468648195266724},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.41808193922042847},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4131402373313904},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.39729222655296326},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38552579283714294}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8599748611450195},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7164034843444824},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7097129821777344},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.5880911946296692},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5481597781181335},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4909422695636749},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4874463379383087},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4639754891395569},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4526980221271515},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.44738084077835083},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43534865975379944},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.43468648195266724},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.41808193922042847},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4131402373313904},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.39729222655296326},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38552579283714294},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2883404.2883409","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2883404.2883409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Workshop on Programming Models and Applications for Multicores and Manycores","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W48937496","https://openalex.org/W138041807","https://openalex.org/W284179509","https://openalex.org/W1528620870","https://openalex.org/W1557743309","https://openalex.org/W1560897251","https://openalex.org/W1588544414","https://openalex.org/W1974420955","https://openalex.org/W1983957744","https://openalex.org/W1984449492","https://openalex.org/W2010262055","https://openalex.org/W2014778746","https://openalex.org/W2052783747","https://openalex.org/W2069079195","https://openalex.org/W2081612620","https://openalex.org/W2102345128","https://openalex.org/W2122814645","https://openalex.org/W2146100861","https://openalex.org/W2151460056","https://openalex.org/W2157051079","https://openalex.org/W2398665257","https://openalex.org/W2398823026","https://openalex.org/W2403513100","https://openalex.org/W2404301698","https://openalex.org/W2406355106","https://openalex.org/W2572246305","https://openalex.org/W3173997865","https://openalex.org/W4234689541","https://openalex.org/W6713478309"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W4312759433","https://openalex.org/W2584505417","https://openalex.org/W2155112318","https://openalex.org/W1534332661","https://openalex.org/W2290179447","https://openalex.org/W2057019356","https://openalex.org/W2379215066","https://openalex.org/W2385754110","https://openalex.org/W2123859627"],"abstract_inverted_index":{"The":[0,31,40,53],"ongoing":[1],"many-core":[2,29],"design":[3],"aims":[4],"at":[5],"core":[6],"counts":[7],"where":[8],"cache":[9,47],"coherence":[10,48],"becomes":[11],"a":[12,26,57,73,85],"serious":[13],"challenge.":[14],"Therefore,":[15],"this":[16],"paper":[17,91],"discusses":[18],"how":[19],"one-sided":[20,51],"communication":[21,77],"can":[22],"be":[23],"implemented":[24],"on":[25,45],"non-cache":[27],"coherent":[28],"CPU.":[30],"Intel":[32],"SCC":[33],"serves":[34],"as":[35],"an":[36],"exemplary":[37],"hardware":[38],"architecture.":[39],"presented":[41],"approach":[42,70],"is":[43],"based":[44],"software-managed":[46],"for":[49,79,101],"MPI":[50],"communication.":[52],"prototype":[54],"implementation":[55],"delivers":[56],"PUT":[58],"performance":[59],"of":[60,75,87,94],"up":[61],"to":[62],"five":[63],"times":[64],"faster":[65],"than":[66],"the":[67,76,80,90,95],"default":[68],"message-based":[69],"and":[71,98],"reveals":[72],"reduction":[74],"costs":[78],"NPB":[81],"3D":[82],"FFT":[83],"by":[84],"factor":[86],"five.":[88],"Further,":[89],"identifies":[92],"drawbacks":[93],"SCC's":[96],"architecture":[97],"derives":[99],"conclusions":[100],"future":[102],"architectures.":[103]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}