{"id":"https://openalex.org/W2319625707","doi":"https://doi.org/10.1145/2872362.2872412","title":"Analyzing Behavior Specialized Acceleration","display_name":"Analyzing Behavior Specialized Acceleration","publication_year":2016,"publication_date":"2016-03-25","ids":{"openalex":"https://openalex.org/W2319625707","doi":"https://doi.org/10.1145/2872362.2872412","mag":"2319625707"},"language":"en","primary_location":{"id":"doi:10.1145/2872362.2872412","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2872362.2872412","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006723758","display_name":"Tony Nowatzki","orcid":"https://orcid.org/0000-0001-8483-3824"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tony Nowatzki","raw_affiliation_strings":["University of Wisconsin - Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin - Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028943049","display_name":"Karthikeyan Sankaralingam","orcid":"https://orcid.org/0000-0002-8315-2389"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthikeyan Sankaralingam","raw_affiliation_strings":["University of Wisconsin - Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin - Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006723758"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":2.2493,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.8685567,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"697","last_page":"711"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8389455080032349},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8202935457229614},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.7302848100662231},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4942936897277832},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4808933734893799},{"id":"https://openalex.org/keywords/general-purpose","display_name":"General purpose","score":0.4733866751194},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46542924642562866},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46440908312797546},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.41614818572998047},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.41328707337379456},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34255266189575195},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17689672112464905}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8389455080032349},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8202935457229614},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.7302848100662231},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4942936897277832},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4808933734893799},{"id":"https://openalex.org/C2982832238","wikidata":"https://www.wikidata.org/wiki/Q5531640","display_name":"General purpose","level":2,"score":0.4733866751194},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46542924642562866},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46440908312797546},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.41614818572998047},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.41328707337379456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34255266189575195},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17689672112464905},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2872362.2872412","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2872362.2872412","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":61,"referenced_works":["https://openalex.org/W1542733314","https://openalex.org/W1948366833","https://openalex.org/W1964471912","https://openalex.org/W1969529818","https://openalex.org/W1974470441","https://openalex.org/W1975489482","https://openalex.org/W1979660638","https://openalex.org/W1981896890","https://openalex.org/W1985938075","https://openalex.org/W1986491730","https://openalex.org/W2000321331","https://openalex.org/W2000967104","https://openalex.org/W2002555321","https://openalex.org/W2006312753","https://openalex.org/W2009553719","https://openalex.org/W2013248679","https://openalex.org/W2013281054","https://openalex.org/W2023716278","https://openalex.org/W2025787141","https://openalex.org/W2033597569","https://openalex.org/W2035924020","https://openalex.org/W2037226295","https://openalex.org/W2038509324","https://openalex.org/W2099708455","https://openalex.org/W2101134669","https://openalex.org/W2102543317","https://openalex.org/W2105853930","https://openalex.org/W2110653637","https://openalex.org/W2112085716","https://openalex.org/W2112732048","https://openalex.org/W2115920894","https://openalex.org/W2117285153","https://openalex.org/W2122939826","https://openalex.org/W2124333827","https://openalex.org/W2134210459","https://openalex.org/W2138783391","https://openalex.org/W2142769604","https://openalex.org/W2143601903","https://openalex.org/W2147657366","https://openalex.org/W2152839228","https://openalex.org/W2153331583","https://openalex.org/W2162082972","https://openalex.org/W2162217841","https://openalex.org/W2162385899","https://openalex.org/W2163403936","https://openalex.org/W2166250385","https://openalex.org/W2170382128","https://openalex.org/W2170794761","https://openalex.org/W2187230075","https://openalex.org/W2205217824","https://openalex.org/W2243964973","https://openalex.org/W2294451725","https://openalex.org/W2334795732","https://openalex.org/W2464177207","https://openalex.org/W2544732887","https://openalex.org/W4230415451","https://openalex.org/W4231250608","https://openalex.org/W4251038806","https://openalex.org/W6680189673","https://openalex.org/W6818140485","https://openalex.org/W6987026237"],"related_works":["https://openalex.org/W3096456556","https://openalex.org/W4240253816","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W3023876411","https://openalex.org/W123152114","https://openalex.org/W2533728829","https://openalex.org/W89880274","https://openalex.org/W2259750238"],"abstract_inverted_index":{"Hardware":[0],"specialization":[1],"has":[2],"become":[3],"a":[4,51,90],"promising":[5],"paradigm":[6],"for":[7],"overcoming":[8],"the":[9,65,79],"inefficiencies":[10],"of":[11,44,54],"general":[12,80],"purpose":[13,81],"microprocessors.":[14],"Of":[15],"significant":[16],"interest":[17],"are":[18,24,75,94],"Behavioral":[19],"Specialized":[20],"Accelerators":[21],"(BSAs),":[22],"which":[23,87],"designed":[25],"to":[26,49],"efficiently":[27],"execute":[28],"code":[29],"with":[30,78],"only":[31],"certain":[32],"properties,":[33],"but":[34],"remain":[35],"largely":[36],"configurable":[37],"or":[38,110],"programmable.":[39],"The":[40],"most":[41],"important":[42],"strength":[43],"BSAs":[45,70,93],"--":[46,56],"their":[47,59,76],"ability":[48],"target":[50],"wide":[52],"variety":[53],"codes":[55],"also":[57,95],"makes":[58],"interactions":[60,77],"and":[61,83,104,107],"analysis":[62],"complex,":[63],"raising":[64],"following":[66],"questions:":[67],"can":[68],"multiple":[69],"be":[71],"composed":[72],"synergistically,":[73],"what":[74,84],"core,":[82],"combinations":[85],"favor":[86],"workloads?":[88],"From":[89],"methodological":[91],"standpoint,":[92],"challenging,":[96],"as":[97],"they":[98],"each":[99],"require":[100],"ISA":[101],"development,":[102],"compiler":[103],"assembler":[105],"extensions,":[106],"either":[108],"simulator":[109],"RTL":[111],"models.":[112]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2025-10-10T00:00:00"}