{"id":"https://openalex.org/W2335065491","doi":"https://doi.org/10.1145/2872334.2872348","title":"Complexity and Diversity in IC Layout Design","display_name":"Complexity and Diversity in IC Layout Design","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2335065491","doi":"https://doi.org/10.1145/2872334.2872348","mag":"2335065491"},"language":"en","primary_location":{"id":"doi:10.1145/2872334.2872348","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2872334.2872348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 on International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110749740","display_name":"Ralph H. J. M. Otten","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Ralph Otten","raw_affiliation_strings":["Technische Universiteit Eindhoven, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Technische Universiteit Eindhoven, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5110749740"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.01793112,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9682000279426575,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9036999940872192,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6543987989425659},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6470373868942261},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.6023284196853638},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.580754280090332},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.5266109704971313},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.48453396558761597},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.4784400761127472},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.47654253244400024},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.45820263028144836},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.443185955286026},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.43416067957878113},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.42381802201271057},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.42139512300491333},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.42100217938423157},{"id":"https://openalex.org/keywords/exposition","display_name":"Exposition (narrative)","score":0.4146574139595032},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33502039313316345},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30831021070480347},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26919257640838623},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2356385588645935},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.15912321209907532},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08799391984939575}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6543987989425659},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6470373868942261},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.6023284196853638},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.580754280090332},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.5266109704971313},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.48453396558761597},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.4784400761127472},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.47654253244400024},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.45820263028144836},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.443185955286026},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.43416067957878113},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.42381802201271057},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42139512300491333},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.42100217938423157},{"id":"https://openalex.org/C2776285698","wikidata":"https://www.wikidata.org/wiki/Q2642214","display_name":"Exposition (narrative)","level":2,"score":0.4146574139595032},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33502039313316345},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30831021070480347},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26919257640838623},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2356385588645935},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.15912321209907532},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08799391984939575},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2872334.2872348","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2872334.2872348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 on International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2357425846","https://openalex.org/W2376028644","https://openalex.org/W583900352","https://openalex.org/W2376726667","https://openalex.org/W162881505","https://openalex.org/W2466238913","https://openalex.org/W2125213949","https://openalex.org/W2154007719","https://openalex.org/W1464706131"],"abstract_inverted_index":{"The":[0],"paper":[1],"is":[2,19,120],"a":[3,20,25,35,68,80,103],"concise":[4],"survey":[5],"as":[6,8],"well":[7],"an":[9,45],"exposition":[10],"of":[11,15,22,24,41,82,90,113],"ideas":[12],"about":[13],"automation":[14],"layout":[16,26,50],"design.":[17],"Central":[18],"discussion":[21],"imperatives":[23],"design":[27,47,51,91],"system":[28,36],"suitable":[29],"for":[30,95,102,116],"VLSI.":[31],"Of":[32],"course,":[33],"such":[34],"has":[37,99],"to":[38,61],"take":[39],"account":[40],"the":[42,109],"embedding":[43],"into":[44,67],"integrated":[46],"system.":[48],"However,":[49],"faces":[52],"two":[53],"major":[54],"problems.":[55],"One":[56],"results":[57],"from":[58],"industry's":[59],"ability":[60],"pack":[62],"over":[63],"10000":[64],"gate":[65],"equivalents":[66],"single":[69],"chip.":[70],"Beside":[71],"this":[72],"increase":[73],"in":[74],"complexity":[75,107],"today's":[76],"micro-electronics":[77],"technology":[78],"made":[79],"variety":[81],"processes":[83],"-":[84,93],"each":[85],"with":[86],"its":[87],"own":[88],"set":[89],"rules":[92],"available":[94],"integration.":[96],"This":[97],"diversity":[98],"been":[100],"existing":[101],"long":[104],"time,":[105],"but":[106],"raised":[108],"problem,":[110],"since":[111],"development":[112],"efficient":[114],"systems":[115,119],"designing":[117],"complex":[118],"costly":[121],"and":[122],"time-consuming.":[123]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}