{"id":"https://openalex.org/W2315821871","doi":"https://doi.org/10.1145/2872334.2872344","title":"Circuit Design in Nano-Scale CMOS Technologies","display_name":"Circuit Design in Nano-Scale CMOS Technologies","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2315821871","doi":"https://doi.org/10.1145/2872334.2872344","mag":"2315821871"},"language":"en","primary_location":{"id":"doi:10.1145/2872334.2872344","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2872334.2872344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 on International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Kevin Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kevin Zhang","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.01323202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6117156744003296},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5924893021583557},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5800178050994873},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5390799045562744},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4998459815979004},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.488720178604126},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4629538655281067},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4460146725177765},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44491544365882874},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3615608811378479},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.336246132850647},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29963448643684387},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2739778757095337}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6117156744003296},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5924893021583557},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5800178050994873},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5390799045562744},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4998459815979004},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.488720178604126},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4629538655281067},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4460146725177765},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44491544365882874},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3615608811378479},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.336246132850647},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29963448643684387},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2739778757095337},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2872334.2872344","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2872334.2872344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 on International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W3215142653","https://openalex.org/W2070694218","https://openalex.org/W2532822217","https://openalex.org/W1487051936","https://openalex.org/W1974416117","https://openalex.org/W2168458994"],"abstract_inverted_index":{"CMOS":[0,251],"technology":[1,14,63,73,252],"scaling":[2,15,64,74,95,165,253,274],"has":[3,182],"followed":[4],"Moore's":[5],"law":[6],"well":[7],"into":[8],"the":[9,28,42,62,72,102,193,206,243,270],"nano-scale":[10],"regime":[11],"now.":[12],"The":[13,79,107],"is":[16],"no":[17],"longer":[18],"just":[19],"about":[20,25],"geometric":[21],"reduction":[22,39],"but":[23],"more":[24,218,224,265],"innovation":[26],"in":[27,44,112,166,187,268],"use":[29],"of":[30,198,208],"new":[31,48],"materials":[32],"and":[33,47,54,125,141,163,175,232,258,272],"transistor":[34,45],"architectures.":[35],"Relentless":[36],"feature":[37],"size":[38],"along":[40],"with":[41,100],"innovations":[43],"architecture":[46],"material":[49],"have":[50],"created":[51],"both":[52],"challenges":[53,245],"opportunities":[55],"for":[56,104,117,121,275],"circuit":[57,86,211,256],"designers":[58],"to":[59,92,136,153,191,204],"fully":[60],"realize":[61],"benefits.":[65,96],"In":[66,144,248],"this":[67,145],"talk,":[68,146],"an":[69,263],"overview":[70],"on":[71,237],"will":[75,81,98,114,201,234,261],"first":[76],"be":[77,115,202,235],"presented.":[78],"talk":[80],"then":[82],"explore":[83],"many":[84,137],"advanced":[85,188,210],"design":[87,139,180,199],"techniques":[88,111,150],"that":[89],"are":[90,130,151,222],"key":[91],"achieve":[93,159],"product-level":[94],"It":[97],"start":[99],"SRAMs,":[101],"work-horse":[103],"embedded":[105],"memories.":[106],"state-of-the-art":[108],"read-write-assist":[109],"(RWA)":[110],"SRAMs":[113],"discussed":[116],"achieving":[118],"adequate":[119],"margins":[120],"low-voltage":[122],"operation.":[123],"Analog":[124],"mixed":[126],"signal":[127],"(AMS)":[128],"circuits":[129,170,189],"long":[131],"considered":[132],"\"not":[133],"scalable\"":[134],"due":[135],"unique":[138],"requirements":[140],"process":[142,194],"sensitivities.":[143],"several":[147],"novel":[148,255],"digital-assist":[149],"explored":[152],"illustrate":[154],"how":[155,238],"they":[156,239],"can":[157,240],"help":[158,241],"excellent":[160],"power,":[161],"performance,":[162,217],"area":[164],"some":[167],"common":[168],"AMS":[169],"such":[171],"as":[172,250],"phase-lock-loop":[173],"(PLL)":[174],"high-speed":[176],"serial":[177],"IO.":[178],"Adaptive":[179],"concept":[181],"become":[183],"a":[184],"focal":[185],"point":[186],"today":[190],"augment":[192],"variations.":[195],"A":[196],"couple":[197],"examples":[200],"given":[203,236],"demonstrate":[205],"benefits":[207],"these":[209],"techniques.":[212],"To":[213],"further":[214],"improve":[215],"system-level":[216],"intelligent":[219],"integration":[220,259],"schemes":[221,260],"becoming":[223],"important.":[225],"Again,":[226],"real":[227],"product":[228],"examples,":[229],"including":[230],"integrated-voltage-regulator":[231],"in-package-memory,":[233],"address":[242],"power/performance":[244],"at":[246],"system-level.":[247],"conclusion,":[249],"continues,":[254],"topologies":[257],"play":[262],"increasingly":[264],"important":[266],"role":[267],"driving":[269],"power":[271],"performance":[273],"future":[276],"products.":[277]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}