{"id":"https://openalex.org/W2322708248","doi":"https://doi.org/10.1145/2872334.2872340","title":"An Interactive Physical Synthesis Methodology for High-Frequency FPGA Designs","display_name":"An Interactive Physical Synthesis Methodology for High-Frequency FPGA Designs","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2322708248","doi":"https://doi.org/10.1145/2872334.2872340","mag":"2322708248"},"language":"en","primary_location":{"id":"doi:10.1145/2872334.2872340","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2872334.2872340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 on International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113785301","display_name":"Sabya Das","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sabya Das","raw_affiliation_strings":["Xilinx Inc, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110492408","display_name":"Rajat Aggarwal","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajat Aggarwal","raw_affiliation_strings":["Xilinx Inc, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110674989","display_name":"Zhiyong Wang","orcid":"https://orcid.org/0009-0005-2648-2655"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiyong Wang","raw_affiliation_strings":["Xilinx Inc, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113785301"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01449142,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"117","last_page":"122"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.8111887574195862},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7498040795326233},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7277308106422424},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.663260281085968},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5413084626197815},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5185940265655518},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49799299240112305},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4641268253326416},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4338732361793518},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4334682822227478},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41991832852363586},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36020681262016296},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3246227204799652},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2665711045265198},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21721309423446655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1425849199295044},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.12444040179252625}],"concepts":[{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.8111887574195862},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7498040795326233},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7277308106422424},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.663260281085968},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5413084626197815},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5185940265655518},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49799299240112305},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4641268253326416},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4338732361793518},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4334682822227478},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41991832852363586},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36020681262016296},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3246227204799652},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2665711045265198},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21721309423446655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1425849199295044},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.12444040179252625},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2872334.2872340","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2872334.2872340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 on International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1580879576","https://openalex.org/W1586257585","https://openalex.org/W1917288656","https://openalex.org/W1998292918","https://openalex.org/W2025892554","https://openalex.org/W2097931884","https://openalex.org/W2103156522","https://openalex.org/W2104851999","https://openalex.org/W2118653269","https://openalex.org/W2135664150","https://openalex.org/W2141855478","https://openalex.org/W2150689124","https://openalex.org/W2159797355","https://openalex.org/W2174390426","https://openalex.org/W2180499911","https://openalex.org/W4235228207","https://openalex.org/W4238509462","https://openalex.org/W6634871912"],"related_works":["https://openalex.org/W1859946853","https://openalex.org/W2120935739","https://openalex.org/W2543290882","https://openalex.org/W2123535323","https://openalex.org/W2735446578","https://openalex.org/W2246407281","https://openalex.org/W2101075828","https://openalex.org/W2102547348","https://openalex.org/W4247095439","https://openalex.org/W2142474790"],"abstract_inverted_index":{"State-of-the-art":[0],"FPGA":[1],"design":[2,50,64],"has":[3],"become":[4],"a":[5,44],"very":[6],"complex":[7],"process":[8],"primarily":[9],"due":[10,75],"to":[11,28,47,76],"the":[12,17,30,49,63,72,77,82],"aggressive":[13],"timing":[14,31,38],"requirements":[15],"of":[16,23],"designs.":[18,35],"Designers":[19],"spend":[20],"significant":[21],"amount":[22],"time":[24],"and":[25],"effort":[26],"trying":[27],"close":[29],"on":[32],"their":[33],"latest":[34],"In":[36,52],"that":[37],"closure":[39],"methodology,":[40],"Physical":[41],"Synthesis":[42],"plays":[43],"key":[45],"role":[46],"boost":[48],"performance.":[51],"traditional":[53],"approaches,":[54],"user":[55],"performs":[56],"placement":[57,83],"followed":[58],"by":[59,81],"physical":[60,67,78],"synthesis.":[61],"As":[62],"complexity":[65],"increases,":[66],"synthesis":[68],"cannot":[69],"perform":[70],"all":[71],"optimization":[73],"steps":[74],"constraints":[79],"imposed":[80],"operation.":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}