{"id":"https://openalex.org/W4249374325","doi":"https://doi.org/10.1145/2852339","title":"Proceedings of the 2016 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools","display_name":"Proceedings of the 2016 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools","publication_year":2016,"publication_date":"2016-01-18","ids":{"openalex":"https://openalex.org/W4249374325","doi":"https://doi.org/10.1145/2852339"},"language":"en","primary_location":{"id":"doi:10.1145/2852339","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2852339","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"},"type":"paratext","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":true,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7087965607643127},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7074481248855591},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5852113366127014},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45229944586753845},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4208599328994751},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3527653217315674},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29052287340164185},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19264674186706543},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1781412661075592}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7087965607643127},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7074481248855591},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5852113366127014},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45229944586753845},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4208599328994751},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3527653217315674},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29052287340164185},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19264674186706543},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1781412661075592}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2852339","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2852339","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2055508103","https://openalex.org/W2349934818","https://openalex.org/W4248910437","https://openalex.org/W2357576365","https://openalex.org/W4252666953","https://openalex.org/W1507679381","https://openalex.org/W2111460834","https://openalex.org/W2091716239","https://openalex.org/W2075765568","https://openalex.org/W4242052194"],"abstract_inverted_index":{"It":[0],"is":[1,22,44,69,112],"our":[2],"pleasure":[3],"to":[4,70,142],"bring":[5],"you":[6],"the":[7,10,14,25,41,126,135],"proceedings":[8],"for":[9,49,124,151,159,167],"2016":[11],"edition":[12],"of":[13,40,91,133],"RAPIDO":[15,21,42,157],"workshop,":[16],"RAPIDO'16.":[17],"For":[18],"this":[19,165],"edition,":[20],"collocated":[23],"with":[24],"11th":[26],"International":[27],"Conference":[28],"on":[29,45,80],"High-Performance":[30],"and":[31,34,47,52,57,96,115,149,154,169],"Embedded":[32],"Architectures":[33],"Compilers,":[35],"HiPEAC":[36],"2016.":[37],"The":[38,109],"focus":[39],"workshop":[43],"methods":[46],"tools":[48,150],"rapid":[50],"simulation":[51],"performance":[53,59,155,171],"evaluation":[54],"in":[55,65],"embedded":[56,168],"high":[58,170],"system":[60,128],"design.":[61],"Given":[62],"continuous":[63],"advances":[64],"chip":[66],"technology,":[67],"it":[68],"be":[71,101,120,143],"expected":[72],"that":[73,163],"future-generation":[74],"processors":[75],"will":[76,100],"integrate":[77],"numerous":[78],"units":[79],"a":[81,105],"single":[82],"die,":[83],"including":[84],"multiple":[85,89],"(heterogeneous)":[86],"processor":[87],"cores,":[88],"levels":[90],"(shared/private)":[92],"caches":[93],"or":[94],"memories,":[95],"dedicated":[97],"accelerators,":[98],"which":[99],"glued":[102],"together":[103],"through":[104],"network":[106],"on-chip":[107],"(NoC).":[108],"design":[110,117,138,147],"space":[111],"huge":[113],"though":[114],"several":[116,131],"metrics":[118],"should":[119],"considered":[121],"as":[122],"well":[123],"selecting":[125],"optimal":[127],"configuration.":[129],"Despite":[130],"years":[132],"research,":[134],"early":[136],"stage":[137],"phase":[139],"still":[140],"requires":[141],"supported":[144],"by":[145],"innovative":[146],"methodologies":[148],"simulation,":[152],"exploration":[153],"evaluation.":[156],"seeks":[158],"original":[160],"research":[161],"papers":[162],"face":[164],"challenge":[166],"computing":[172],"systems.":[173]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}