{"id":"https://openalex.org/W2293666574","doi":"https://doi.org/10.1145/2847263.2857658","title":"Intel Acquires Altera","display_name":"Intel Acquires Altera","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2293666574","doi":"https://doi.org/10.1145/2847263.2857658","mag":"2293666574"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2857658","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2857658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030464643","display_name":"Derek Chiou","orcid":"https://orcid.org/0009-0008-6762-4527"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]},{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Derek Chiou","raw_affiliation_strings":["Microsoft/UT Austin, Redmond, USA"],"affiliations":[{"raw_affiliation_string":"Microsoft/UT Austin, Redmond, USA","institution_ids":["https://openalex.org/I1290206253","https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5030464643"],"corresponding_institution_ids":["https://openalex.org/I1290206253","https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.3749,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.63585728,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"148","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.4851999878883362,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.4851999878883362,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.48190000653266907,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.45879998803138733,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8067564368247986},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6736660599708557},{"id":"https://openalex.org/keywords/panel-discussion","display_name":"Panel discussion","score":0.4947759509086609},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.4908455014228821},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40662887692451477},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3438190221786499},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33451640605926514},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.1673569679260254},{"id":"https://openalex.org/keywords/advertising","display_name":"Advertising","score":0.07975691556930542}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8067564368247986},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6736660599708557},{"id":"https://openalex.org/C2781433648","wikidata":"https://www.wikidata.org/wiki/Q2100278","display_name":"Panel discussion","level":2,"score":0.4947759509086609},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.4908455014228821},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40662887692451477},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3438190221786499},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33451640605926514},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.1673569679260254},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.07975691556930542},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2847263.2857658","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2857658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2767411976","https://openalex.org/W2111241003","https://openalex.org/W72371200","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Intel's":[0],"purchase":[1],"of":[2],"Altera":[3],"is":[4],"very":[5],"likely":[6],"to":[7,29],"be":[8,49],"the":[9,23,31,44,52],"biggest":[10],"single":[11],"event":[12],"in":[13],"FPGA":[14,24],"history":[15],"and,":[16],"therefore,":[17],"have":[18],"a":[19],"profound":[20],"impact":[21],"on":[22],"world.":[25],"This":[26],"panel":[27,53],"intends":[28],"explore":[30],"business":[32],"and":[33,40],"research":[34],"opportunities":[35],"that":[36,47],"are":[37],"potentially":[38,41],"enabled":[39],"squashed":[42],"by":[43,51],"acquisition.":[45],"Questions":[46],"will":[48],"explored":[50],"include:":[54]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}