{"id":"https://openalex.org/W2282996717","doi":"https://doi.org/10.1145/2847263.2847336","title":"Case for Design-Specific Machine Learning in Timing Closure of FPGA Designs","display_name":"Case for Design-Specific Machine Learning in Timing Closure of FPGA Designs","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2282996717","doi":"https://doi.org/10.1145/2847263.2847336","mag":"2282996717"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2847336","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056734057","display_name":"Que Yanghua","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Que Yanghua","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022455992","display_name":"Chinnakkannu Adaikkala Raj","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chinnakkannu Adaikkala Raj","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087611145","display_name":"Harnhua Ng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Harnhua Ng","raw_affiliation_strings":["Plunify Inc., Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Plunify Inc., Singapore, Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001872182","display_name":"Kirvy Teo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kirvy Teo","raw_affiliation_strings":["Plunify Inc., Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Plunify Inc., Singapore, Singapore","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015534628","display_name":"Nachiket Kapre","orcid":"https://orcid.org/0000-0002-2187-0406"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Nachiket Kapre","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5581,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6976214,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"169","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7863648533821106},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7589066028594971},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.7367297410964966},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.6670709848403931},{"id":"https://openalex.org/keywords/classifier","display_name":"Classifier (UML)","score":0.657397985458374},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5942211151123047},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.5258334875106812},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4871613681316376},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4811771810054779},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.32448431849479675},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3066590428352356},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12117674946784973},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07998347282409668}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7863648533821106},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7589066028594971},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.7367297410964966},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.6670709848403931},{"id":"https://openalex.org/C95623464","wikidata":"https://www.wikidata.org/wiki/Q1096149","display_name":"Classifier (UML)","level":2,"score":0.657397985458374},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5942211151123047},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.5258334875106812},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4871613681316376},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4811771810054779},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.32448431849479675},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3066590428352356},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12117674946784973},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07998347282409668},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2847263.2847336","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2004250488","https://openalex.org/W2058983184","https://openalex.org/W2094230157","https://openalex.org/W2104705478","https://openalex.org/W2115762048","https://openalex.org/W2132219981","https://openalex.org/W2135653967","https://openalex.org/W2156041594","https://openalex.org/W2170216784","https://openalex.org/W3136479147"],"related_works":["https://openalex.org/W2280422768","https://openalex.org/W3143197806","https://openalex.org/W4252555497","https://openalex.org/W3121175838","https://openalex.org/W3016293053","https://openalex.org/W1690653314","https://openalex.org/W2401723157","https://openalex.org/W2065055572","https://openalex.org/W2784269775","https://openalex.org/W2952904874"],"abstract_inverted_index":{"We":[0,49,137],"can":[1,78,90],"achieve":[2],"reliable":[3],"timing":[4,43,103,126],"closure":[5],"of":[6,29,35,41,97,105,115,131],"FPGA":[7,19,108,135],"designs":[8],"using":[9,87],"machine":[10],"learning":[11,56],"heuristics":[12],"to":[13,58,68,123,140],"generate":[14],"input":[15,37,65],"parameter":[16,66],"settings":[17],"for":[18,128],"CAD":[20,30,73],"tools.":[21],"This":[22],"is":[23],"enabled":[24],"by":[25,153],"running":[26],"multiple":[27],"instances":[28],"tool":[31,98],"with":[32],"different":[33],"sets":[34],"these":[36],"parameters":[38,99],"and":[39,54,113,133],"logging":[40],"resulting":[42,69],"slack":[44],"values":[45],"into":[46],"a":[47,94,129,160],"database.":[48],"incrementally":[50],"build":[51,141],"this":[52,88],"database":[53],"run":[55,74],"routines":[57],"develop":[59],"suitable":[60],"classifier":[61,84,143],"models":[62,144,149],"that":[63,106,145,150],"correlate":[64],"combinations":[67],"slack.":[70],"As":[71],"each":[72],"in":[75,159],"independent,":[76],"we":[77,120],"trivially":[79],"parallelize":[80],"our":[81],"exploration.":[82],"The":[83],"model":[85],"developed":[86],"approach":[89],"help":[91],"predict":[92],"whether":[93],"given":[95],"combination":[96],"will":[100],"improve":[101,125],"the":[102],"score":[104],"particular":[107],"design.":[109],"Through":[110],"repeated":[111],"trials":[112],"use":[114],"cheap":[116],"cloud":[117],"computing":[118],"resources,":[119],"are":[121,151],"able":[122],"reliably":[124],"scores":[127],"variety":[130],"industrial":[132],"academic":[134],"designs.":[136],"show":[138],"how":[139],"design-specific":[142],"easily":[146],"outperform":[147],"generic":[148],"trained":[152],"combining":[154],"results":[155],"across":[156],"all":[157],"circuits":[158],"benchmark.":[161]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}