{"id":"https://openalex.org/W2296461052","doi":"https://doi.org/10.1145/2847263.2847334","title":"Pitfalls and Tradeoffs in Simultaneous, On-Chip FPGA Delay Measurement","display_name":"Pitfalls and Tradeoffs in Simultaneous, On-Chip FPGA Delay Measurement","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2296461052","doi":"https://doi.org/10.1145/2847263.2847334","mag":"2296461052"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2847334","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2847263.2847334","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2847334&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://dl.acm.org/ft_gateway.cfm?id=2847334&type=pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014578105","display_name":"Timothy A. Linscott","orcid":null},"institutions":[{"id":"https://openalex.org/I58610484","display_name":"Seattle University","ror":"https://ror.org/02jqc0m91","country_code":"US","type":"education","lineage":["https://openalex.org/I58610484"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Timothy A. Linscott","raw_affiliation_strings":["Seattle University, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Seattle University, Seattle, WA, USA","institution_ids":["https://openalex.org/I58610484"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068241166","display_name":"Benjamin Gojman","orcid":null},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin Gojman","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109940039","display_name":"Raphael Rubin","orcid":null},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raphael Rubin","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087585086","display_name":"Andr\u00e9 DeHon","orcid":"https://orcid.org/0000-0001-9177-7699"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andre DeHon","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014578105"],"corresponding_institution_ids":["https://openalex.org/I58610484"],"apc_list":null,"apc_paid":null,"fwci":0.7437,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74003858,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"100","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7595352530479431},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7304395437240601},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.6583846807479858},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5024828910827637},{"id":"https://openalex.org/keywords/disjoint-sets","display_name":"Disjoint sets","score":0.4960409104824066},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.46437257528305054},{"id":"https://openalex.org/keywords/cyclone","display_name":"Cyclone (programming language)","score":0.4124000668525696},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34792065620422363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3478654623031616},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3384513258934021},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10239863395690918},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09520986676216125},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08221334218978882},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07484772801399231}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7595352530479431},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7304395437240601},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.6583846807479858},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5024828910827637},{"id":"https://openalex.org/C45340560","wikidata":"https://www.wikidata.org/wiki/Q215382","display_name":"Disjoint sets","level":2,"score":0.4960409104824066},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.46437257528305054},{"id":"https://openalex.org/C2777864850","wikidata":"https://www.wikidata.org/wiki/Q79598","display_name":"Cyclone (programming language)","level":3,"score":0.4124000668525696},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34792065620422363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3478654623031616},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3384513258934021},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10239863395690918},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09520986676216125},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08221334218978882},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07484772801399231},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2847263.2847334","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2847263.2847334","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2847334&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/2847263.2847334","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2847263.2847334","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2847334&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8066248302","display_name":null,"funder_award_id":"EEC-1359107","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8165175441","display_name":"SUNFEST - Summer Undergraduate Research in Sensor Technologies","funder_award_id":"1359107","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8972477892","display_name":null,"funder_award_id":"HR0011-13-C-0005","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306078","display_name":"U.S. Department of Defense","ror":"https://ror.org/0447fe631"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2296461052.pdf","grobid_xml":"https://content.openalex.org/works/W2296461052.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W2161356","https://openalex.org/W2006434824","https://openalex.org/W2022202043","https://openalex.org/W2054335665","https://openalex.org/W2065549026","https://openalex.org/W2108165851","https://openalex.org/W2153552399"],"related_works":["https://openalex.org/W4256429076","https://openalex.org/W1971174658","https://openalex.org/W2099195351","https://openalex.org/W2111241003","https://openalex.org/W2348092930","https://openalex.org/W2012063272","https://openalex.org/W3129272755","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487"],"abstract_inverted_index":{"Recent":[0],"work":[1],"shows":[2],"how":[3],"to":[4,8,129,135,143],"use":[5],"on-chip":[6,138],"structures":[7],"measure":[9,38],"the":[10,43,58,69,80,89,92,105,121],"fabricated":[11],"delays":[12,33],"of":[13,24,79,91,94,118],"fine-grained":[14],"resources":[15],"on":[16,53,73],"modern":[17],"FPGAs.":[18],"We":[19,87],"show":[20,47],"that":[21,37,102,131],"simultaneous":[22,95],"measurement":[23,70],"multiple,":[25],"disjoint":[26],"paths":[27],"will":[28],"result":[29],"in":[30,84,116],"different":[31],"measured":[32],"from":[34],"isolated":[35],"configurations":[36],"a":[39,110],"single":[40],"path.":[41],"On":[42],"Cyclone":[44],"III,":[45],"we":[46,108],"differences":[48],"as":[49,51],"large":[50],"+/-33ps":[52],"2ns-long":[54],"paths,":[55],"even":[56],"if":[57],"simultaneously":[59],"configured":[60],"logic":[61],"is":[62,66],"not":[63],"active.":[64],"This":[65],"over":[67,77],"20x":[68],"precision":[71],"used":[72],"these":[74],"devices":[75],"and":[76,97,100,120,142],"50%":[78],"observed":[81],"delay":[82,140],"spread":[83],"prior":[85],"work.":[86],"characterize":[88],"magnitude":[90],"impact":[93],"measurements":[96,141],"identify":[98],"strategies":[99],"cases":[101],"can":[103],"reduce":[104],"difference.":[106],"Furthermore,":[107],"provide":[109],"potential":[111],"explanation":[112],"for":[113],"our":[114],"observations":[115],"terms":[117],"self-heating":[119],"configurable":[122],"clock":[123],"network":[124],"architecture.":[125],"These":[126],"experiments":[127],"point":[128],"phenomena":[130],"must":[132],"be":[133],"characterized":[134],"better":[136],"formulate":[137],"FPGA":[139],"properly":[144],"interpret":[145],"their":[146],"results.":[147]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}