{"id":"https://openalex.org/W2293375234","doi":"https://doi.org/10.1145/2847263.2847319","title":"Low-Swing Signaling for FPGA Power Reduction (Abstract Only)","display_name":"Low-Swing Signaling for FPGA Power Reduction (Abstract Only)","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2293375234","doi":"https://doi.org/10.1145/2847263.2847319","mag":"2293375234"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2847319","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012291585","display_name":"Sayeh Sharifymoghaddam","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Sayeh Sharifymoghaddam","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077605824","display_name":"Ali Sheikholeslami","orcid":"https://orcid.org/0000-0003-0970-6897"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ali Sheikholeslami","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012291585"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00674787,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7805298566818237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6565101146697998},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5268924236297607},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5212088823318481},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.5165168642997742},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49190282821655273},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4915057122707367},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.468738853931427},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4650009870529175},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4398021101951599},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33655866980552673},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2163940966129303},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19420656561851501},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1285894513130188}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7805298566818237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6565101146697998},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5268924236297607},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5212088823318481},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.5165168642997742},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49190282821655273},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4915057122707367},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.468738853931427},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4650009870529175},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4398021101951599},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33655866980552673},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2163940966129303},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19420656561851501},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1285894513130188},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2847263.2847319","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2360051520","https://openalex.org/W2798244654","https://openalex.org/W3168108534","https://openalex.org/W34871393","https://openalex.org/W4206135463","https://openalex.org/W1486689224","https://openalex.org/W2094697992","https://openalex.org/W4229574949","https://openalex.org/W2368813785","https://openalex.org/W2998806118"],"abstract_inverted_index":{"FPGAs":[0,33],"are":[1,24,94],"widely":[2],"used":[3],"in":[4,18,60,149],"digital":[5],"circuits":[6,113],"implementation":[7],"because":[8],"of":[9,55,67,77,103,126,134],"their":[10],"lower":[11],"non-recurring":[12],"engineering":[13],"cost":[14,133],"and":[15,28,34,70,89,100,114,139,176,185],"shorter":[16],"time-to-market":[17],"comparison":[19],"with":[20,131],"ASICs.":[21,35],"However,":[22],"there":[23],"still":[25],"area,":[26],"performance,":[27],"energy":[29,48],"efficiency":[30,49],"gaps":[31],"between":[32],"In":[36],"this":[37,78,150],"work,":[38],"we":[39,63],"propose":[40],"a":[41],"new":[42],"FPGA":[43,56],"architecture":[44,122,148,155,169],"to":[45,72,96],"narrow":[46],"the":[47,68,97,104,120,132,143,146,153,167,171,183],"gap.":[50],"Since":[51],"more":[52],"than":[53,136],"62%":[54],"power":[57,65,75,129],"is":[58,152,180],"consumed":[59],"its":[61],"interconnect,":[62],"target":[64],"consumption":[66,76],"interconnect":[69],"try":[71],"reduce":[73],"dynamic":[74],"part":[79],"using":[80],"low-swing":[81,86,158],"signaling":[82,159],"technique.":[83],"To":[84,142],"implement":[85],"signaling,":[87],"high-to-low":[88],"low-to-high":[90],"voltage":[91],"level":[92],"converters":[93],"added":[95],"switch":[98],"boxes":[99],"connection":[101],"blocks":[102],"basic":[105],"architecture.":[106],"Simulation":[107],"results":[108],"on":[109],"20":[110],"largest":[111],"MCNC":[112],"19":[115],"computational":[116],"benchmarks":[117],"confirm":[118],"that":[119,156],"proposed":[121,147,168],"achieves":[123],"an":[124],"average":[125],"13.5%":[127],"total":[128],"reduction":[130],"less":[135],"1%":[137],"area":[138],"delay":[140],"overhead.":[141],"authors?":[144],"knowledge,":[145],"work":[151],"first":[154],"provides":[157],"for":[160,182],"single":[161],"driver":[162],"unidirectional":[163],"routing":[164,186],"scheme.":[165],"Moreover,":[166],"has":[170],"maximum":[172],"CAD":[173],"tool":[174],"flexibility":[175],"no":[177],"extra":[178],"constraint":[179],"required":[181],"placement":[184],"algorithms.":[187]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}