{"id":"https://openalex.org/W2295734895","doi":"https://doi.org/10.1145/2847263.2847309","title":"Testing FPGA Local Interconnects Based on Repeatable Configuration Modules (Abstract Only)","display_name":"Testing FPGA Local Interconnects Based on Repeatable Configuration Modules (Abstract Only)","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2295734895","doi":"https://doi.org/10.1145/2847263.2847309","mag":"2295734895"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2847309","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100459956","display_name":"Zhen Yang","orcid":"https://orcid.org/0000-0002-5647-9976"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen Yang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075434724","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0001-7356-8789"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005595160","display_name":"Meng Yang","orcid":"https://orcid.org/0000-0003-2862-2015"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Meng Yang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.01501775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"280","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9391734600067139},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.8197820782661438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6865178346633911},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6615051031112671},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5850886702537537},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5334485173225403},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47512155771255493},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38530758023262024},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37511882185935974}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9391734600067139},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.8197820782661438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6865178346633911},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6615051031112671},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5850886702537537},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5334485173225403},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47512155771255493},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38530758023262024},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37511882185935974},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2847263.2847309","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W54040206","https://openalex.org/W955466684","https://openalex.org/W1984291278","https://openalex.org/W2015275644","https://openalex.org/W2019784047","https://openalex.org/W2047199967","https://openalex.org/W2137337804","https://openalex.org/W2153887537","https://openalex.org/W2162529266","https://openalex.org/W2168253620"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2387100797","https://openalex.org/W2150095819","https://openalex.org/W2424214691","https://openalex.org/W2624257274","https://openalex.org/W2418552007"],"abstract_inverted_index":{"This":[0,139],"paper":[1],"provides":[2],"a":[3,41,120],"novel":[4],"technique":[5],"for":[6,56,133],"testing":[7],"FPGA":[8,36,51,92,105,136],"local":[9,26,137],"interconnects":[10,27],"based":[11],"on":[12,100],"repeatable":[13,47],"configuration":[14],"modules":[15],"(RCMs).":[16],"In":[17],"order":[18],"to":[19,39,128],"fully":[20],"detect":[21],"all":[22,48],"the":[23,30,50,54,84,90,101,104,107,114,144],"possible":[24],"faults,":[25],"together":[28],"with":[29],"adjacent":[31],"logic":[32,58],"blocks":[33,59],"in":[34],"an":[35],"are":[37,46,76,80,126],"programmed":[38],"form":[40],"set":[42],"of":[43,64,96,103,110,122,148],"RCMs":[44,55,85],"that":[45,119],"over":[49],"array.":[52,93],"After":[53],"configurable":[57],"(CLBs)":[60],"and":[61,106,150],"other":[62],"types":[63,109],"embedded":[65],"cores":[66,112],"(such":[67],"as":[68],"digital":[69],"signal":[70],"processor,":[71],"block":[72],"random":[73],"access":[74],"memory)":[75],"constructed,":[77],"test":[78,97,124],"configurations":[79,98,125],"generated":[81],"by":[82,87,143],"connecting":[83],"one":[86,88],"throughout":[89],"whole":[91],"The":[94],"number":[95],"depends":[99],"structure":[102],"exact":[108],"hard":[111],"inside":[113],"FPGA.":[115],"Experimental":[116],"results":[117],"show":[118],"total":[121],"47":[123],"sufficient":[127],"achieve":[129],"96.2%":[130],"fault":[131],"coverage":[132],"Xilinx":[134],"XC4VLX200":[135],"interconnects.":[138],"project":[140],"is":[141],"supported":[142],"State":[145],"Key":[146],"Laboratory":[147],"ASIC":[149],"System,":[151],"Fudan":[152],"University,":[153],"No.":[154],"2015MS007.":[155]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}