{"id":"https://openalex.org/W2293272753","doi":"https://doi.org/10.1145/2847263.2847301","title":"Doubling FPGA Throughput via a Soft SerDes Architecture for Full-Bandwidth Serial Pipelining (Abstract Only)","display_name":"Doubling FPGA Throughput via a Soft SerDes Architecture for Full-Bandwidth Serial Pipelining (Abstract Only)","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2293272753","doi":"https://doi.org/10.1145/2847263.2847301","mag":"2293272753"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2847301","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037618099","display_name":"Aaron Landy","orcid":"https://orcid.org/0000-0001-5727-1758"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Aaron Landy","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037618099"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00671077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"282","last_page":"282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7937867641448975},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7835501432418823},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.7604202032089233},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.7418711185455322},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7353861927986145},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6998801827430725},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5361957550048828},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5343145132064819},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5084022879600525},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4878142178058624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.486565500497818},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.18798106908798218},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.15538111329078674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10623443126678467}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7937867641448975},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7835501432418823},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.7604202032089233},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.7418711185455322},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7353861927986145},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6998801827430725},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5361957550048828},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5343145132064819},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5084022879600525},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4878142178058624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.486565500497818},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.18798106908798218},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.15538111329078674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10623443126678467},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2847263.2847301","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G5181564663","display_name":null,"funder_award_id":"CNS-1149285","funder_id":"https://openalex.org/F4320309090","funder_display_name":"Center for Hierarchical Manufacturing, National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320309090","display_name":"Center for Hierarchical Manufacturing, National Science Foundation","ror":"https://ror.org/043trmd87"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W45385516","https://openalex.org/W133907970","https://openalex.org/W1563938634","https://openalex.org/W1611315000","https://openalex.org/W1907565605","https://openalex.org/W1992104048","https://openalex.org/W2050652156","https://openalex.org/W2053865462","https://openalex.org/W2116462613","https://openalex.org/W2153691819","https://openalex.org/W2154991996","https://openalex.org/W2156289262","https://openalex.org/W2159281893","https://openalex.org/W2166227961","https://openalex.org/W2244173453","https://openalex.org/W2245557785","https://openalex.org/W2278485037","https://openalex.org/W2312178822","https://openalex.org/W3102957995","https://openalex.org/W3144025793"],"related_works":["https://openalex.org/W4380433113","https://openalex.org/W4386072068","https://openalex.org/W252339960","https://openalex.org/W2390529043","https://openalex.org/W2378320433","https://openalex.org/W2358343511","https://openalex.org/W2051877971","https://openalex.org/W1970117064","https://openalex.org/W1787170397","https://openalex.org/W4292347844"],"abstract_inverted_index":{"Serial":[0],"arithmetic":[1],"has":[2,97],"been":[3],"shown":[4,98],"to":[5,28,55,91,119,143],"offer":[6],"attractive":[7],"advantages":[8],"in":[9,25,88],"area,":[10],"clock":[11,72],"frequency,":[12],"and":[13,58],"functional":[14],"density":[15],"for":[16,35,48,106],"FPGA":[17,124],"datapaths":[18],"but":[19],"suffers":[20],"from":[21,74],"a":[22,43,127,135],"significant":[23],"reduction":[24],"throughput":[26,89,129,141],"compared":[27,90],"traditional":[29],"bit-parallel":[30,66,92],"designs":[31],"that":[32,51,79,99,139],"is":[33,116],"prohibitive":[34],"many":[36],"applications.":[37],"In":[38],"this":[39,80,114],"work,":[40],"we":[41,77],"present":[42,134],"full-bandwidth":[44],"SerDes":[45],"architecture":[46,138],"specialized":[47],"Xilinx":[49],"FPGAs":[50],"enables":[52],"serial":[53,75,100],"pipelines":[54,101],"accept":[56],"inputs":[57],"generate":[59],"outputs":[60],"at":[61],"the":[62,71,110,117],"same":[63],"rate":[64],"as":[65],"pipelines.":[67,93],"When":[68],"combined":[69],"with":[70,126],"improvements":[73],"pipelines,":[76],"show":[78],"approach":[81],"offers":[82],"more":[83],"than":[84],"2.1x":[85],"average":[86],"increase":[87],"Although":[94],"previous":[95],"work":[96,115],"can":[102],"achieve":[103],"similar":[104],"results":[105],"some":[107],"limited":[108],"situations,":[109],"key":[111],"contribution":[112],"of":[113],"ability":[118],"replace":[120],"potentially":[121],"any":[122],"existing":[123],"pipeline":[125],"higher":[128],"serialized":[130,136],"alternative.":[131],"We":[132],"also":[133],"sliding-window":[137],"improves":[140],"up":[142],"4x.":[144]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}