{"id":"https://openalex.org/W2293126246","doi":"https://doi.org/10.1145/2847263.2847283","title":"LMC","display_name":"LMC","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2293126246","doi":"https://doi.org/10.1145/2847263.2847283","mag":"2293126246"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2847283","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101767631","display_name":"Hsin-Jung Yang","orcid":"https://orcid.org/0000-0002-0990-7763"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hsin-Jung Yang","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027505039","display_name":"Kermin Fleming","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kermin Fleming","raw_affiliation_strings":["Intel Corporation, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109306000","display_name":"Michael Adler","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Adler","raw_affiliation_strings":["Intel Corporation, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000955555","display_name":"Felix Winterstein","orcid":"https://orcid.org/0000-0002-2525-0693"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Felix Winterstein","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joel Emer","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2432,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.86687898,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"128","last_page":"137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.841217577457428},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5779234170913696},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5654032826423645},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5541978478431702},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5336583256721497},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.5124097466468811},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.49241912364959717},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.48146262764930725},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47342899441719055},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.436690092086792},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.41939878463745117},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.41905951499938965},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3544068932533264},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3246256709098816},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.29617810249328613},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2622039318084717},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.20113477110862732},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.1883855164051056},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15855124592781067},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08139005303382874}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.841217577457428},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5779234170913696},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5654032826423645},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5541978478431702},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5336583256721497},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.5124097466468811},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.49241912364959717},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.48146262764930725},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47342899441719055},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.436690092086792},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.41939878463745117},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.41905951499938965},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3544068932533264},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3246256709098816},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.29617810249328613},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2622039318084717},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.20113477110862732},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.1883855164051056},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15855124592781067},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08139005303382874},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2847263.2847283","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1591563642","https://openalex.org/W1963756414","https://openalex.org/W1970032753","https://openalex.org/W1978980371","https://openalex.org/W1992491248","https://openalex.org/W1999489580","https://openalex.org/W2005022399","https://openalex.org/W2013594929","https://openalex.org/W2022128349","https://openalex.org/W2036525499","https://openalex.org/W2046607278","https://openalex.org/W2060736133","https://openalex.org/W2080380374","https://openalex.org/W2089437293","https://openalex.org/W2094966716","https://openalex.org/W2095643031","https://openalex.org/W2097537332","https://openalex.org/W2104680817","https://openalex.org/W2112313615","https://openalex.org/W2112678088","https://openalex.org/W2119816502","https://openalex.org/W2127699991","https://openalex.org/W2131821792","https://openalex.org/W2133156997","https://openalex.org/W2161160262","https://openalex.org/W2162113220","https://openalex.org/W2166029537","https://openalex.org/W2604383488"],"related_works":["https://openalex.org/W1598433531","https://openalex.org/W1974211070","https://openalex.org/W126098351","https://openalex.org/W4229967581","https://openalex.org/W2021929420","https://openalex.org/W2247651031","https://openalex.org/W15724499","https://openalex.org/W1994858553","https://openalex.org/W2063026798","https://openalex.org/W2363750085"],"abstract_inverted_index":{"As":[0],"FPGAs":[1],"have":[2,11],"grown":[3],"in":[4,18,42],"size":[5],"and":[6,15,32,127],"capacity,":[7],"FPGA":[8,27,52,109],"memory":[9,66,93,105],"systems":[10,90],"become":[12,37],"both":[13],"richer":[14],"more":[16,39],"diverse":[17],"order":[19],"to":[20,98,120],"support":[21],"the":[22,43,71,78,103,114,143],"increased":[23],"computational":[24],"capacity":[25],"of":[26,45,65,70,102,107,142],"fabrics.":[28],"Using":[29],"these":[30],"resources,":[31,94],"using":[33],"them":[34],"well,":[35],"has":[36],"commensurately":[38],"difficult,":[40],"especially":[41],"context":[44],"legacy":[46],"designs":[47],"ported":[48],"from":[49],"smaller,":[50],"simpler":[51],"systems.":[53,110],"This":[54],"growing":[55],"complexity":[56],"necessitates":[57],"resource-aware":[58],"compilers":[59],"that":[60],"can":[61,84],"make":[62],"good":[63],"use":[64],"resources":[67],"on":[68],"behalf":[69],"programmer.":[72],"In":[73,111],"this":[74],"work,":[75],"we":[76],"introduce":[77],"LEAP":[79],"Memory":[80],"Compiler":[81],"(LMC),":[82],"which":[83],"synthesize":[85],"application-optimized":[86],"cache":[87,116],"networks":[88],"for":[89,124,131],"with":[91],"multiple":[92],"enabling":[95],"user":[96],"programs":[97],"automatically":[99],"take":[100],"advantage":[101],"expanded":[104],"capabilities":[106],"modern":[108],"our":[112],"experiments,":[113],"optimized":[115],"network":[117],"achieves":[118],"up":[119],"49%":[121],"performance":[122,129],"gains":[123,130],"throughput-oriented":[125],"applications":[126],"15%":[128],"latency-oriented":[132],"applications,":[133],"while":[134],"increasing":[135],"design":[136],"area":[137],"by":[138],"less":[139],"than":[140],"6%":[141],"total":[144],"chip":[145],"area.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}