{"id":"https://openalex.org/W2295327519","doi":"https://doi.org/10.1145/2847263.2847280","title":"FPRESSO","display_name":"FPRESSO","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2295327519","doi":"https://doi.org/10.1145/2847263.2847280","mag":"2295327519"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2847280","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/handle/20.500.14299/194135","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028606671","display_name":"Grace Zgheib","orcid":"https://orcid.org/0000-0002-1476-2984"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Grace Zgheib","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085627246","display_name":"Manana Lortkipanidze","orcid":"https://orcid.org/0000-0002-0997-4077"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Manana Lortkipanidze","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035284156","display_name":"Muhsen Owaida","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Muhsen Owaida","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Renes, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Renes, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102760981","display_name":"David Novo","orcid":"https://orcid.org/0000-0002-5510-4152"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Novo","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5028606671"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":1.6539,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.84899524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"80","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.8656069040298462},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7989518046379089},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7877448797225952},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5966830849647522},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5562305450439453},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5122277140617371},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5076953172683716},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.44904860854148865},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4401322603225708},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4253441393375397},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3729029893875122},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3255698084831238},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.28184860944747925},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20738616585731506},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1936180293560028},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.16629332304000854},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13211584091186523}],"concepts":[{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.8656069040298462},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7989518046379089},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7877448797225952},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5966830849647522},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5562305450439453},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5122277140617371},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5076953172683716},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44904860854148865},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4401322603225708},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4253441393375397},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3729029893875122},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3255698084831238},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28184860944747925},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20738616585731506},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1936180293560028},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.16629332304000854},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13211584091186523},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2847263.2847280","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:299647","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/194135","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:299647","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/194135","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"},"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1562342676","https://openalex.org/W1563755196","https://openalex.org/W1569550779","https://openalex.org/W1626377047","https://openalex.org/W1669114967","https://openalex.org/W2007109372","https://openalex.org/W2008694370","https://openalex.org/W2054089431","https://openalex.org/W2095076490","https://openalex.org/W2095258817","https://openalex.org/W2113645429","https://openalex.org/W2116094656","https://openalex.org/W2133287836","https://openalex.org/W2138383740","https://openalex.org/W2141907973","https://openalex.org/W2149661268","https://openalex.org/W2154270708","https://openalex.org/W2464177207","https://openalex.org/W2911708692","https://openalex.org/W4231119589"],"related_works":["https://openalex.org/W4292829262","https://openalex.org/W2337636225","https://openalex.org/W2548937856","https://openalex.org/W2134697552","https://openalex.org/W2365114398","https://openalex.org/W2035113414","https://openalex.org/W2922751745","https://openalex.org/W4386361410","https://openalex.org/W4256681489","https://openalex.org/W2101848280"],"abstract_inverted_index":{"In":[0,26,66],"theory,":[1],"tools":[2,37],"like":[3],"VTR---a":[4],"retargetable":[5],"toolchain":[6],"mapping":[7],"circuits":[8],"onto":[9],"easily-described":[10],"hypothetical":[11],"FPGA":[12,24,45,91,146,210],"architectures---could":[13],"play":[14],"a":[15,61,71,85,104,121,136,208,234,240],"key":[16],"role":[17],"in":[18,232],"the":[19,29,42,80,102,114,167,220],"development":[20],"of":[21,44,64,84,88,132,138,150,171,205,216,236],"wildly":[22],"innovative":[23],"architectures.":[25],"practice,":[27],"however,":[28],"experiments":[30],"that":[31,194,198,228],"one":[32],"can":[33,185],"conduct":[34],"with":[35,95,135],"these":[36],"are":[38,199],"severely":[39],"limited":[40],"by":[41,207],"ability":[43],"architects":[46],"to":[47,78,117],"produce":[48],"reliable":[49],"delay":[50,81,181],"and":[51,82,94,112,174,182,213],"area":[52,83,183],"models---these":[53],"depend":[54],"on":[55,200],"transistor-level":[56],"design":[57],"techniques":[58],"which":[59,74,165],"require":[60],"different":[62,90],"set":[63,235],"skills.":[65],"this":[67],"paper,":[68],"we":[69,75],"introduce":[70],"novel":[72],"approach,":[73],"call":[76],"Fpresso,":[77],"model":[79],"wide":[86],"range":[87],"largely":[89],"architectures":[92,147],"quickly":[93],"reasonable":[96,241],"accuracy.":[97],"We":[98],"take":[99],"inspiration":[100],"from":[101],"way":[103],"standard-cell":[105],"flow":[106],"performs":[107],"large":[108],"scale":[109],"transistor-size":[110],"optimization":[111,211],"apply":[113],"same":[115],"concepts":[116],"FPGAs,":[118],"only":[119],"at":[120],"coarser":[122],"granularity.":[123],"Skilled":[124],"users":[125,143],"prepare":[126],"for":[127,189],"\\fpresso":[128,195],"locally":[129],"optimized":[130,156],"libraries":[131],"basic":[133,151],"components":[134],"variety":[137],"driving":[139],"strengths.":[140],"Then,":[141],"ordinary":[142,161],"specify":[144],"arbitrary":[145],"as":[148],"interconnects":[149],"components.":[152],"This":[153],"is":[154,214],"globally":[155],"within":[157,202],"minutes":[158],"through":[159],"an":[160],"logic":[162],"synthesis":[163],"tool":[164,212],"chooses":[166],"most":[168],"fitting":[169],"version":[170],"each":[172],"cell":[173],"adds":[175],"buffers":[176],"wherever":[177],"appropriate.":[178],"The":[179],"resulting":[180],"characteristics":[184],"be":[186],"automatically":[187],"used":[188],"VTR.":[190],"Our":[191],"results":[192,231],"show":[193,227],"provides":[196],"models":[197],"average":[201],"some":[203],"10-20\\%":[204],"those":[206],"state-of-the-art":[209],"orders":[215],"magnitude":[217],"faster.":[218],"Although":[219],"modelling":[221],"error":[222],"may":[223],"appear":[224],"relatively":[225],"high,we":[226],"it":[229],"seldom":[230],"misranking":[233],"architectures,":[237],"thus":[238],"indicating":[239],"modeling":[242],"faithfulness.":[243]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}