{"id":"https://openalex.org/W2296001113","doi":"https://doi.org/10.1145/2847263.2847275","title":"Physical Design of 3D FPGAs Embedded with Micro-channel-based Fluidic Cooling","display_name":"Physical Design of 3D FPGAs Embedded with Micro-channel-based Fluidic Cooling","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2296001113","doi":"https://doi.org/10.1145/2847263.2847275","mag":"2296001113"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2847275","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2847263.2847275","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2847275&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://dl.acm.org/ft_gateway.cfm?id=2847275&type=pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100619257","display_name":"Zhiyuan Yang","orcid":"https://orcid.org/0000-0002-2250-7959"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhiyuan Yang","raw_affiliation_strings":["University of Maryland, College Park, College Park, MD, USA"],"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["University of Maryland, College Park, College Park, MD, USA"],"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100619257"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.7437,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73996263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"54","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7529882192611694},{"id":"https://openalex.org/keywords/computer-cooling","display_name":"Computer cooling","score":0.6017999053001404},{"id":"https://openalex.org/keywords/heat-sink","display_name":"Heat sink","score":0.582648515701294},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4974372684955597},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47141003608703613},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46198731660842896},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4469706118106842},{"id":"https://openalex.org/keywords/power-density","display_name":"Power density","score":0.4362150728702545},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3912714719772339},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.343267560005188},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33992475271224976},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.2799259424209595},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27577686309814453},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1560586392879486},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.12336733937263489},{"id":"https://openalex.org/keywords/thermal-management-of-electronic-devices-and-systems","display_name":"Thermal management of electronic devices and systems","score":0.07650318741798401}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7529882192611694},{"id":"https://openalex.org/C11026015","wikidata":"https://www.wikidata.org/wiki/Q840551","display_name":"Computer cooling","level":3,"score":0.6017999053001404},{"id":"https://openalex.org/C186937647","wikidata":"https://www.wikidata.org/wiki/Q1796959","display_name":"Heat sink","level":2,"score":0.582648515701294},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4974372684955597},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47141003608703613},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46198731660842896},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4469706118106842},{"id":"https://openalex.org/C21881925","wikidata":"https://www.wikidata.org/wiki/Q3503313","display_name":"Power density","level":3,"score":0.4362150728702545},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3912714719772339},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.343267560005188},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33992475271224976},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.2799259424209595},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27577686309814453},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1560586392879486},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.12336733937263489},{"id":"https://openalex.org/C114834414","wikidata":"https://www.wikidata.org/wiki/Q15477170","display_name":"Thermal management of electronic devices and systems","level":2,"score":0.07650318741798401},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2847263.2847275","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2847263.2847275","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2847275&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/2847263.2847275","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2847263.2847275","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=2847275&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[{"id":"https://openalex.org/G4372737063","display_name":"SHF:Medium:Collaborative Reseach: Electrical-thermal Co-Design of Microfluidically-Cooled 3D IC's","funder_award_id":"1302375","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G566042965","display_name":null,"funder_award_id":"CCF1302375","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6356376417","display_name":null,"funder_award_id":"ICECOOL","funder_id":"https://openalex.org/F4320337531","funder_display_name":"Defense Sciences Office, DARPA"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320337531","display_name":"Defense Sciences Office, DARPA","ror":"https://ror.org/0447fe631"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2296001113.pdf","grobid_xml":"https://content.openalex.org/works/W2296001113.grobid-xml"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W1490400474","https://openalex.org/W1523051745","https://openalex.org/W1970278706","https://openalex.org/W1977773606","https://openalex.org/W1978056450","https://openalex.org/W1987293146","https://openalex.org/W1993629633","https://openalex.org/W2022972025","https://openalex.org/W2033399811","https://openalex.org/W2038930477","https://openalex.org/W2045617353","https://openalex.org/W2066533846","https://openalex.org/W2083963493","https://openalex.org/W2094915380","https://openalex.org/W2095841863","https://openalex.org/W2105011467","https://openalex.org/W2117236903","https://openalex.org/W2122989654","https://openalex.org/W2128473621","https://openalex.org/W2137769675","https://openalex.org/W2139109474","https://openalex.org/W2156259175","https://openalex.org/W2161129061","https://openalex.org/W2170510975","https://openalex.org/W2171969605","https://openalex.org/W2174290100","https://openalex.org/W4206262605","https://openalex.org/W4254373586"],"related_works":["https://openalex.org/W2947027802","https://openalex.org/W2153830988","https://openalex.org/W4389995285","https://openalex.org/W2146638334","https://openalex.org/W3142845206","https://openalex.org/W2903604954","https://openalex.org/W1987293146","https://openalex.org/W2273055534","https://openalex.org/W2807957008","https://openalex.org/W2126756942"],"abstract_inverted_index":{"Through":[0],"Silicon":[1],"Via":[2],"(TSV)":[3],"based":[4,89],"3D":[5,28,79,111,128,143,171,188],"integration":[6],"technology":[7,11,64],"is":[8,113,120],"a":[9,110,117],"promising":[10],"to":[12,37,94,122,131,150,162,186,214],"increase":[13,39],"the":[14,38,59,75,107,124,152,179,197,206],"performance":[15,108],"of":[16,58,109,127,154],"FPGAs":[17,29,80,129,144,172],"by":[18,212],"achieving":[19],"shorter":[20],"global":[21],"wire-length":[22],"and":[23,43,66,81,106,116,159,177,209,216],"higher":[24],"logic":[25],"density.":[26],"However,":[27],"also":[30],"suffer":[31],"from":[32],"severe":[33],"thermal":[34,44,76,194],"problems":[35],"due":[36],"in":[40,78],"power":[41,53,61,68],"density":[42,156],"resistance.":[45],"Moreover,":[46],"past":[47],"work":[48],"has":[49],"shown":[50],"that":[51],"leakage":[52,67],"can":[54,204],"account":[55],"for":[56,142,169,182],"40\\%":[57],"total":[60],"at":[62],"current":[63],"nodes":[65],"increases":[69],"non-linearly":[70],"with":[71,146,174],"temperature.":[72],"This":[73],"intensifies":[74],"problem":[77],"more":[82],"aggressive":[83],"cooling":[84,91,149,158,176],"methods":[85],"such":[86],"as":[87],"micro-channel":[88,102,175],"fluidic":[90,148],"are":[92],"required":[93,121],"fully":[95],"exploit":[96],"their":[97],"benefits.":[98],"The":[99],"interaction":[100],"between":[101],"heat":[103,195],"sink":[104],"design":[105,126,181,199],"FPGA":[112,189],"very":[114],"complicated":[115],"comprehensive":[118],"approach":[119],"identify":[123,178],"optimal":[125,180,198],"subject":[130],"thermo-electrical":[132],"constraints.":[133],"In":[134],"this":[135],"work,":[136],"we":[137,166],"propose":[138],"an":[139],"analysis":[140],"framework":[141,203],"embedded":[145,173],"micro-channel-based":[147],"study":[151],"impact":[153],"channel":[155],"on":[157],"performance.":[160],"According":[161],"our":[163,202],"simulation":[164],"results,":[165],"provide":[167],"guidelines":[168],"designing":[170],"each":[183],"benchmark.":[184],"Compared":[185],"naive":[187],"designs":[190],"which":[191],"use":[192],"fixed":[193],"sink,":[196],"identified":[200],"using":[201],"improve":[205],"operating":[207],"frequency":[208],"energy":[210],"efficiency":[211],"up":[213],"80.3%":[215],"124.0%.":[217]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}