{"id":"https://openalex.org/W2293855920","doi":"https://doi.org/10.1145/2847263.2847272","title":"Towards PVT-Tolerant Glitch-Free Operation in FPGAs","display_name":"Towards PVT-Tolerant Glitch-Free Operation in FPGAs","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2293855920","doi":"https://doi.org/10.1145/2847263.2847272","mag":"2293855920"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2847272","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075152320","display_name":"Safeen Huda","orcid":"https://orcid.org/0000-0001-8391-0509"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Safeen Huda","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason Anderson","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":1.116,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79788718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"99"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.8956758975982666},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8047357797622681},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6291173100471497},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6111705303192139},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47543859481811523},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4742649793624878},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.43133342266082764},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4248409569263458},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3758755922317505},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2600219249725342},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23855572938919067},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2056131660938263},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20318761467933655},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.18720656633377075},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10853919386863708},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07837429642677307}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.8956758975982666},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8047357797622681},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6291173100471497},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6111705303192139},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47543859481811523},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4742649793624878},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.43133342266082764},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4248409569263458},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3758755922317505},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2600219249725342},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23855572938919067},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2056131660938263},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20318761467933655},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.18720656633377075},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10853919386863708},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07837429642677307},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2847263.2847272","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7099999785423279,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W2016652708","https://openalex.org/W2070101640","https://openalex.org/W2095258817","https://openalex.org/W2128264388","https://openalex.org/W2128701724","https://openalex.org/W2137663768","https://openalex.org/W2138383740","https://openalex.org/W2146589686","https://openalex.org/W2148701953","https://openalex.org/W2161531333","https://openalex.org/W2252484392","https://openalex.org/W2907734402","https://openalex.org/W3145257115","https://openalex.org/W6667977738","https://openalex.org/W6679565098","https://openalex.org/W6683950422"],"related_works":["https://openalex.org/W2357202691","https://openalex.org/W2943764824","https://openalex.org/W2188309737","https://openalex.org/W2124766354","https://openalex.org/W2539473121","https://openalex.org/W2960456644","https://openalex.org/W2197184189","https://openalex.org/W2128701724","https://openalex.org/W2143613979","https://openalex.org/W2907734402"],"abstract_inverted_index":{"Glitches":[0,12,96],"are":[1,97],"unnecessary":[2],"transitions":[3],"on":[4,77],"logic":[5,73],"signals":[6],"that":[7,53,126],"needlessly":[8],"consume":[9],"dynamic":[10],"power.":[11,114],"arise":[13],"from":[14],"imbalances":[15],"in":[16,33,140],"the":[17,27,68,91,101,109,127],"combinational":[18],"path":[19],"delays":[20],"to":[21,29,40,56],"a":[22,34,49,58,85,135],"signal,":[23],"which":[24,64],"may":[25],"cause":[26],"signal":[28],"toggle":[30],"multiple":[31],"times":[32],"given":[35],"clock":[36],"cycle":[37],"before":[38],"settling":[39],"its":[41],"final":[42],"value.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47],"propose":[48],"low-cost":[50],"circuit":[51],"structure":[52],"is":[54,65,82],"able":[55],"eliminate":[57],"majority":[59],"of":[60,71,93,132,137],"glitches.":[61],"The":[62],"structure,":[63],"incorporated":[66],"into":[67,108],"output":[69],"buffers":[70],"FPGA":[72,94,111],"elements,":[74],"suppresses":[75],"pulses":[76],"buffer":[78],"outputs":[79],"whose":[80],"duration":[81],"shorter":[83],"than":[84],"configurable":[86],"time":[87,92],"window":[88],"(set":[89],"at":[90,134],"configuration).":[95],"thereby":[98],"eliminated":[99],"\"at":[100],"source\"":[102],"ensuring":[103],"they":[104],"do":[105],"not":[106],"propagate":[107],"high-capacitance":[110],"interconnect,":[112],"saving":[113],"An":[115],"experimental":[116],"study,":[117],"using":[118],"Altera":[119],"commercial":[120],"tools":[121],"for":[122],"power":[123],"analysis,":[124],"demonstrates":[125],"proposed":[128],"technique":[129],"reduces":[130],"70%":[131],"glitches,":[133],"cost":[136],"1%":[138],"reduction":[139],"speed":[141],"performance.":[142]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}