{"id":"https://openalex.org/W2264331490","doi":"https://doi.org/10.1145/2847263.2847267","title":"The Stratix\u2122 10 Highly Pipelined FPGA Architecture","display_name":"The Stratix\u2122 10 Highly Pipelined FPGA Architecture","publication_year":2016,"publication_date":"2016-02-04","ids":{"openalex":"https://openalex.org/W2264331490","doi":"https://doi.org/10.1145/2847263.2847267","mag":"2264331490"},"language":"en","primary_location":{"id":"doi:10.1145/2847263.2847267","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102968798","display_name":"David Lewis","orcid":"https://orcid.org/0000-0002-8126-5662"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"David Lewis","raw_affiliation_strings":["Altera, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030055647","display_name":"Gordon R. Chiu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gordon Chiu","raw_affiliation_strings":["Altera, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041764533","display_name":"Jeffrey Chromczak","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jeffrey Chromczak","raw_affiliation_strings":["Altera, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032211270","display_name":"David R. Galloway","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David Galloway","raw_affiliation_strings":["Altera, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111961758","display_name":"B. Gamsa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ben Gamsa","raw_affiliation_strings":["Altera, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055265836","display_name":"Valavan Manohararajah","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Valavan Manohararajah","raw_affiliation_strings":["Altera, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109099471","display_name":"Ian D. Milton","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ian Milton","raw_affiliation_strings":["Altera, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035149504","display_name":"Tim Vanderhoek","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tim Vanderhoek","raw_affiliation_strings":["Altera, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038892622","display_name":"John Van Dyken","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"John Van Dyken","raw_affiliation_strings":["Altera, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera, Toronto, ON, Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5102968798"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.248,"has_fulltext":false,"cited_by_count":69,"citation_normalized_percentile":{"value":0.96752612,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"159","last_page":"168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8852591514587402},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.8620513677597046},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7526073455810547},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7371313571929932},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6706603169441223},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5312283635139465},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.49994874000549316},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4952174723148346},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44393327832221985},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4355420768260956},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42311233282089233},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32920557260513306},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08063346147537231}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8852591514587402},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.8620513677597046},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7526073455810547},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7371313571929932},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6706603169441223},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5312283635139465},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.49994874000549316},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4952174723148346},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44393327832221985},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4355420768260956},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42311233282089233},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32920557260513306},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08063346147537231},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2847263.2847267","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2847263.2847267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W200780268","https://openalex.org/W1523051745","https://openalex.org/W1586257585","https://openalex.org/W1972887087","https://openalex.org/W1992393251","https://openalex.org/W1998292918","https://openalex.org/W2011918740","https://openalex.org/W2023146792","https://openalex.org/W2027584893","https://openalex.org/W2038318386","https://openalex.org/W2090068045","https://openalex.org/W2092421293","https://openalex.org/W2106282646","https://openalex.org/W2116094656","https://openalex.org/W2120390801","https://openalex.org/W2134549436","https://openalex.org/W2147234480","https://openalex.org/W2148631003","https://openalex.org/W2150098004","https://openalex.org/W2152362440","https://openalex.org/W2154896597","https://openalex.org/W2157092838","https://openalex.org/W2277819611","https://openalex.org/W6634980818","https://openalex.org/W6679710115"],"related_works":["https://openalex.org/W1821888792","https://openalex.org/W1944377106","https://openalex.org/W2154356865","https://openalex.org/W2138438526","https://openalex.org/W2160474882","https://openalex.org/W2145701142","https://openalex.org/W3145722221","https://openalex.org/W1871493803","https://openalex.org/W2798447031","https://openalex.org/W2121539644"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"architectural":[3,40],"enhancements":[4],"in":[5,14,25,44,53,109,143],"the":[6,15,26,38,48,82,124,128,134],"Altera":[7],"Stratix?":[8],"10":[9,21],"HyperFlex?":[10],"FPGA":[11],"architecture,":[12],"fabricated":[13],"Intel":[16],"14nm":[17,117],"FinFET":[18],"process.":[19],"Stratix":[20],"includes":[22],"ubiquitous":[23,65],"flip-flops":[24,66,89],"routing":[27,51,125],"to":[28,37,98,120,123],"enable":[29,99],"a":[30,91,110,116,144],"high":[31],"degree":[32],"of":[33,42,64,75,81,101,103,115,133,147],"pipelining.":[34],"In":[35],"contrast":[36],"earlier":[39],"exploration":[41],"pipelining":[43,100],"pass-transistor":[45],"based":[46],"architectures,":[47],"direct":[49],"drive":[50],"fabric":[52,112,126],"Stratix-style":[54],"FPGAs":[55],"enables":[56,136],"an":[57],"extremely":[58],"low-cost":[59,92],"pipeline":[60],"register.":[61],"The":[62,73],"presence":[63],"simplifies":[67],"circuit":[68],"retiming":[69,77],"and":[70,85,113,127],"improves":[71],"performance.":[72],"availability":[74],"predictable":[76],"affects":[78],"all":[79],"stages":[80],"cluster,":[83],"place":[84],"route":[86],"flow.":[87],"Ubiquitous":[88],"require":[90],"clock":[93,104],"network":[94],"with":[95],"sufficient":[96],"flexibility":[97],"dozens":[102],"domains.":[105],"Different":[106],"cost/performance":[107],"tradeoffs":[108],"pipelined":[111],"use":[114],"process,":[118],"lead":[119],"other":[121],"modifications":[122],"logic":[129],"element.":[130],"User":[131],"modification":[132],"design":[135],"even":[137],"higher":[138],"performance,":[139],"averaging":[140],"2.3X":[141],"faster":[142],"small":[145],"set":[146],"designs.":[148]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":13},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}